Specification Update
Page 2
... definition and shall have no responsibility whatsoever for it. The Intel® Core™2 Duo and Intel® Core™2 Extreme Processors may make changes to contain a TPMv1.2 as the property of performance. Performance will vary depending on request. See http://www.intel.com/technology/intel64/ for more information. ± Intel® Virtualization Technology requires a computer system with your hardware...
... definition and shall have no responsibility whatsoever for it. The Intel® Core™2 Duo and Intel® Core™2 Extreme Processors may make changes to contain a TPMv1.2 as the property of performance. Performance will vary depending on request. See http://www.intel.com/technology/intel64/ for more information. ± Intel® Virtualization Technology requires a computer system with your hardware...
Specification Update
Page 10
... Intel® Xeon® processor 7200, 7300 series Intel® Core™2 Extreme processor QX9650 and Intel® Core™2 Quad processor Q9000 series Intel® Core™ 2 Duo processor E8000 series Quad-Core Intel® Xeon® processor 5400 series Dual-Core Intel® Xeon® processor 5200 series Intel® Core™2 Duo Processor and Intel® Core™2 Extreme Processor on MOVD/MOVQ/MOVNTQ Memory Store AI5 X X X X X No Fix Instruction May Incorrectly Increment Performance...
... Intel® Xeon® processor 7200, 7300 series Intel® Core™2 Extreme processor QX9650 and Intel® Core™2 Quad processor Q9000 series Intel® Core™ 2 Duo processor E8000 series Quad-Core Intel® Xeon® processor 5400 series Dual-Core Intel® Xeon® processor 5200 series Intel® Core™2 Duo Processor and Intel® Core™2 Extreme Processor on MOVD/MOVQ/MOVNTQ Memory Store AI5 X X X X X No Fix Instruction May Incorrectly Increment Performance...
Specification Update
Page 11
... X X X X Fixed Sequential Code Fetch to Non-canonical Address May have Non-deterministic Results AI23 X X X X Fixed VMCALL to Activate Dual-monitor Treatment of SMIs and SMM Ignores Reserved Bit settings in VM-exit Control Field AI24 X X X X X No Fix The PECI Controller ... Disable Bit is Not Supported AI30 X X Fixed (E)CX May Get Incorrectly Updated When Performing Fast String REP MOVS or Fast String REP STOS With Large Data Structures Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 11 Specification Update
... X X X X Fixed Sequential Code Fetch to Non-canonical Address May have Non-deterministic Results AI23 X X X X Fixed VMCALL to Activate Dual-monitor Treatment of SMIs and SMM Ignores Reserved Bit settings in VM-exit Control Field AI24 X X X X X No Fix The PECI Controller ... Disable Bit is Not Supported AI30 X X Fixed (E)CX May Get Incorrectly Updated When Performing Fast String REP MOVS or Fast String REP STOS With Large Data Structures Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 11 Specification Update
Specification Update
Page 12
Summary Tables of Changes NO B1 B2 L2 M0 G0 Plan ERRATA AI31 X X X X Fixed Performance Monitoring Events for Retired Loads (CBH) and Instructions Retired (C0H) May Not Be Accurate AI32 X X X X X No Fix Upper 32 bits of 'From' Address Reported through ...
Summary Tables of Changes NO B1 B2 L2 M0 G0 Plan ERRATA AI31 X X X X Fixed Performance Monitoring Events for Retired Loads (CBH) and Instructions Retired (C0H) May Not Be Accurate AI32 X X X X X No Fix Upper 32 bits of 'From' Address Reported through ...
Specification Update
Page 13
... Check Exception AI68 X X X X X No Fix Performance Monitoring Event FP_ASSIST May Not be Set for Non-Single-Step #DB Exception Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 13 Specification Update Summary Tables of ...Unpredictable Behavior AI56 X X X X Fixed Update of Read/Write (R/W) or User/Supervisor (U/S) or Present (P) Bits without TLB Shootdown May Cause Unexpected Processor Behavior AI57 X X X X Fixed BTS Message May Be Lost When the STPCLK# Signal is Active AI58 X X X X X No Fix CMPSB...
... Check Exception AI68 X X X X X No Fix Performance Monitoring Event FP_ASSIST May Not be Set for Non-Single-Step #DB Exception Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 13 Specification Update Summary Tables of ...Unpredictable Behavior AI56 X X X X Fixed Update of Read/Write (R/W) or User/Supervisor (U/S) or Present (P) Bits without TLB Shootdown May Cause Unexpected Processor Behavior AI57 X X X X Fixed BTS Message May Be Lost When the STPCLK# Signal is Active AI58 X X X X X No Fix CMPSB...
Specification Update
Page 14
... be Incorrect After a Task Switch AI79 X X X X Fixed REP Store Instructions in a Specific Situation may cause the Processor to Hang AI80 X X X X X No Fix Performance Monitoring Events for L1 and L2 Miss May Not be Accurate AI81 X X X X X No Fix Store to WT ... X Fixed Performance Monitoring Counter MACRO_INSTS.DECODED May Not Count Some Decoded Instructions AI95 X X X X Fixed The Stack Size May be Incorrect as a Result of VIP/VIF Check on SYSEXIT and SYSRET 14 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and ...
... be Incorrect After a Task Switch AI79 X X X X Fixed REP Store Instructions in a Specific Situation may cause the Processor to Hang AI80 X X X X X No Fix Performance Monitoring Events for L1 and L2 Miss May Not be Accurate AI81 X X X X X No Fix Store to WT ... X Fixed Performance Monitoring Counter MACRO_INSTS.DECODED May Not Count Some Decoded Instructions AI95 X X X X Fixed The Stack Size May be Incorrect as a Result of VIP/VIF Check on SYSEXIT and SYSRET 14 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and ...
Specification Update
Page 15
Summary Tables of Changes NO B1 B2 L2 M0 G0 Plan ERRATA AI96 X X X X X No Fix Performance Monitoring Event SIMD_UOP_TYPE_EXEC.MUL is Counted Incorrectly for PMULUDQ Instruction AI97 X X X X X No Fix Storage of PEBS Record ... Processor Hang AI115 X X X X X No Fix Instruction Fetch May Cause a Livelock During Snoops of the L1 Data Cache AI116 X X X X X No Fix Use of Memory Aliasing with Inconsistent Memory Type may Cause a System Hang or a Machine Check Exception Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor ...
Summary Tables of Changes NO B1 B2 L2 M0 G0 Plan ERRATA AI96 X X X X X No Fix Performance Monitoring Event SIMD_UOP_TYPE_EXEC.MUL is Counted Incorrectly for PMULUDQ Instruction AI97 X X X X X No Fix Storage of PEBS Record ... Processor Hang AI115 X X X X X No Fix Instruction Fetch May Cause a Livelock During Snoops of the L1 Data Cache AI116 X X X X X No Fix Use of Memory Aliasing with Inconsistent Memory Type may Cause a System Hang or a Machine Check Exception Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor ...
Specification Update
Page 16
... No Fix VM Exit due to Virtual APIC-Access May Clear RF AI121 Fixed Function Performance Counters MSR_PERF_FIXED_CTR1 X Fixed (30AH) and MSR_PERF_FIXED_CTR2 (30BH) are Not Cleared When the Processor is Reset AI122 X Fixed VTPR Access May Lead to System Hang AI123 X Fixed ... X X X No Fix A VM Exit Occuring in this Specification Update revision. § 16 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update There are no Specification Changes in IA-32e Mode May Not Produce ...
... No Fix VM Exit due to Virtual APIC-Access May Clear RF AI121 Fixed Function Performance Counters MSR_PERF_FIXED_CTR1 X Fixed (30AH) and MSR_PERF_FIXED_CTR2 (30BH) are Not Cleared When the Processor is Reset AI122 X Fixed VTPR Access May Lead to System Hang AI123 X Fixed ... X X X No Fix A VM Exit Occuring in this Specification Update revision. § 16 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update There are no Specification Changes in IA-32e Mode May Not Produce ...
Specification Update
Page 24
...None Identified. Due to be too high. Workaround: Software exception handlers that rely on saturating SIMD instruction retired. Implication: The value observed for performance monitoring count for Event CFH normally increments on the LER MSR value should read verification) 2) VERW (ZF=0 indicates unsuccessful segment write verification)... can not be used if the RF flag needs to this erratum with any commercially available software. 24 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update
...None Identified. Due to be too high. Workaround: Software exception handlers that rely on saturating SIMD instruction retired. Implication: The value observed for performance monitoring count for Event CFH normally increments on the LER MSR value should read verification) 2) VERW (ZF=0 indicates unsuccessful segment write verification)... can not be used if the RF flag needs to this erratum with any commercially available software. 24 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update
Specification Update
Page 27
.../MOV SS instructions followed by CMP or TEST instructions and then by a conditional jump Implication: When the conditions for Performance-Monitoring Counter PMH_PAGE_WALK May be incorrectly updated. b) RSM from Data Translation Look-Aside Buffer (DTLB) and Instruction Translation ... are not counted when a hardware interrupt is used to count the number of Changes. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 27 Specification Update Workaround: None identified. Errata Status: For the ...
.../MOV SS instructions followed by CMP or TEST instructions and then by a conditional jump Implication: When the conditions for Performance-Monitoring Counter PMH_PAGE_WALK May be incorrectly updated. b) RSM from Data Translation Look-Aside Buffer (DTLB) and Instruction Translation ... are not counted when a hardware interrupt is used to count the number of Changes. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 27 Specification Update Workaround: None identified. Errata Status: For the ...
Specification Update
Page 28
... in the INST_RETIRED performance monitoring counter. This erratum has not been observed with mask 1 counts a value lower than expected is written so that multiple agents can modify the same shared unaligned memory location at the same time may experience a memory 28 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and...
... in the INST_RETIRED performance monitoring counter. This erratum has not been observed with mask 1 counts a value lower than expected is written so that multiple agents can modify the same shared unaligned memory location at the same time may experience a memory 28 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and...
Specification Update
Page 31
... message that the message was intended for the first rising edge. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 31 Specification Update Rarely, the processor PECI controller may not VMFail due to reply. Status: For the... Sequence error and move to activate dual-monitor treatment of SMIs and SMM. Status: For the steppings affected, see the Summary Tables of Changes. Implication: The processor PECI controller resets to the local core. Some Bus Performance Monitoring Events May Not Count Local Events...
... message that the message was intended for the first rising edge. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 31 Specification Update Rarely, the processor PECI controller may not VMFail due to reply. Status: For the... Sequence error and move to activate dual-monitor treatment of SMIs and SMM. Status: For the steppings affected, see the Summary Tables of Changes. Implication: The processor PECI controller resets to the local core. Some Bus Performance Monitoring Events May Not Count Local Events...
Specification Update
Page 32
... 4G limit (0ffffffffh) may not issue a #GP fault. 32 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update General Protection (#GP) Fault May Not Be Signaled on the occurrence of the side-effect. Workaround: Code which performs loads from package-resolved C-state • BUS_TRANS_ANY (Event: 70H...
... 4G limit (0ffffffffh) may not issue a #GP fault. 32 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update General Protection (#GP) Fault May Not Be Signaled on the occurrence of the side-effect. Workaround: Code which performs loads from package-resolved C-state • BUS_TRANS_ANY (Event: 70H...
Specification Update
Page 33
... String REP STOS With Large Data Structures Problem: When performing Fast String REP MOVS or REP STOS commands with any commercially available software. Status: For the steppings affected, see the Summary Tables of Changes. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 33 Specification Update Status: For...
... String REP STOS With Large Data Structures Problem: When performing Fast String REP MOVS or REP STOS commands with any commercially available software. Status: For the steppings affected, see the Summary Tables of Changes. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 33 Specification Update Status: For...
Specification Update
Page 34
...matches on loads, stores, and I/O instructions • Stores which the values are higher than expected. Workaround: None identified. AI33. Performance Monitoring Events for Retired Loads (CBH) and Instructions Retired (C0H) May Not Be Accurate Problem: The following events may be counted...instruction byte stream of a processor can see the Summary Tables of Changes. Implication: The upper 32 bits of the new code, is executing the modified code. 34 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence ...
...matches on loads, stores, and I/O instructions • Stores which the values are higher than expected. Workaround: None identified. AI33. Performance Monitoring Events for Retired Loads (CBH) and Instructions Retired (C0H) May Not Be Accurate Problem: The following events may be counted...instruction byte stream of a processor can see the Summary Tables of Changes. Implication: The upper 32 bits of the new code, is executing the modified code. 34 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence ...
Specification Update
Page 35
...use the XMC synchronization algorithm as expected but the memory state may return incorrect data. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 35 Specification Update Errata Implication: In this case, the phrase... AI35. Workaround: In order to perform the MONITOR operation. AI34. Problem: Split Locked Stores May not Trigger the Monitoring Hardware Logical processors normally resume program execution following the MWAIT, when another logical processor performs a write access to a WB ...
...use the XMC synchronization algorithm as expected but the memory state may return incorrect data. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 35 Specification Update Errata Implication: In this case, the phrase... AI35. Workaround: In order to perform the MONITOR operation. AI34. Problem: Split Locked Stores May not Trigger the Monitoring Hardware Logical processors normally resume program execution following the MWAIT, when another logical processor performs a write access to a WB ...
Specification Update
Page 37
... line in the L1 data cache of Core 2, certain internal conditions may not perform the data prefetch if Alignment Check is enabled. If this erratum. Workaround: It is sent to disable alignment checking. AI41. AI42. Errata AI39. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 37 Specification Update...
... line in the L1 data cache of Core 2, certain internal conditions may not perform the data prefetch if Alignment Check is enabled. If this erratum. Workaround: It is sent to disable alignment checking. AI41. AI42. Errata AI39. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 37 Specification Update...
Specification Update
Page 38
Implication: This erratum may cause unpredictable system behavior. Performance Monitor IDLE_DURING_DIV (18h) Count May Not be Accurate Problem: Performance monitoring events that count the number of the LBR, BTS, and BTM immediately after an Exit from SMM ... progress may not be Incorrect after an RSM operation should not be unexpectedly disabled. 38 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update Implication: The counter may be used . The corresponding data if sent out...
Implication: This erratum may cause unpredictable system behavior. Performance Monitor IDLE_DURING_DIV (18h) Count May Not be Accurate Problem: Performance monitoring events that count the number of the LBR, BTS, and BTM immediately after an Exit from SMM ... progress may not be Incorrect after an RSM operation should not be unexpectedly disabled. 38 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update Implication: The counter may be used . The corresponding data if sent out...
Specification Update
Page 42
...Message May Be Lost When the STPCLK# Signal is asserted to enable the processor to livelock, shutdown or other unexpected processor behavior. Implication: Software that uses aliasing of Changes. 42 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update Status: For the steppings affected, see... be lost or be corrupted in conjunction with corrupted branch address to the Debug Store area Implication: BTS messages may cause the processor to perform incorrect operations leading to unexpected...
...Message May Be Lost When the STPCLK# Signal is asserted to enable the processor to livelock, shutdown or other unexpected processor behavior. Implication: Software that uses aliasing of Changes. 42 Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update Status: For the steppings affected, see... be lost or be corrupted in conjunction with corrupted branch address to the Debug Store area Implication: BTS messages may cause the processor to perform incorrect operations leading to unexpected...
Specification Update
Page 43
... with Count Greater or Equal to the original data size. • WP the data size of Changes. However, in Pentium 4, Intel Xeon, and P6 Family Processors" the processor performs REP MOVS or REP STOS as opposed to UC/WP/WT memory types, may start using an incorrect data size or may be... should be 8 bytes, as opposed to 248 May Terminate Early Problem: In 64-bit Mode CMPSB, LODSB, or SCASB executed with fast strings enabled. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 43 Specification Update
... with Count Greater or Equal to the original data size. • WP the data size of Changes. However, in Pentium 4, Intel Xeon, and P6 Family Processors" the processor performs REP MOVS or REP STOS as opposed to UC/WP/WT memory types, may start using an incorrect data size or may be... should be 8 bytes, as opposed to 248 May Terminate Early Problem: In 64-bit Mode CMPSB, LODSB, or SCASB executed with fast strings enabled. Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Sequence 43 Specification Update