Specification Update
Page 2
...features or instructions marked "reserved" or "undefined." Designers must not rely on request. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. Copyright © 2003-2005, Intel Corporation 2 Intel® Celeron® ...published specifications. Intel, Celeron Pentium, Intel Xeon, and the Intel logo are not intended for use in the 478-Pin Package Specification Update EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY ...
...features or instructions marked "reserved" or "undefined." Designers must not rely on request. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. Copyright © 2003-2005, Intel Corporation 2 Intel® Celeron® ...published specifications. Intel, Celeron Pentium, Intel Xeon, and the Intel logo are not intended for use in the 478-Pin Package Specification Update EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY ...
Specification Update
Page 6
... Package Document Number http://developer.intel.com/design/ celeron/datashts/251748.htm http://developer.intel.com/support /processors/celeron/478/ Related Documents Document Title Intel® 64 and IA-32 Intel® Architectures Software Developer's Manual, Volume 1: Basic Architecture Intel® 64 and IA-32 Intel® Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference, A-M Intel® 64 and IA...
... Package Document Number http://developer.intel.com/design/ celeron/datashts/251748.htm http://developer.intel.com/support /processors/celeron/478/ Related Documents Document Title Intel® 64 and IA-32 Intel® Architectures Software Developer's Manual, Volume 1: Basic Architecture Intel® 64 and IA-32 Intel® Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference, A-M Intel® 64 and IA...
Specification Update
Page 10
... Write Combining (WC) memory space PlanFix Buffer on resistance may exceed specification X NoFix Processor issues inconsistent transaction size attributes for locked operation 10 Intel® Celeron® Processor in the 478-Pin Package Specification Update E0 nC1 nD1 Plans ERRATA AC3 X AC4 X X AC5 X X AC6 X X AC7 X X AC8 X X ...NoFix FSW may not be completely restored after page fault on FRSTOR or FLDENV instructions X NoFix The processor flags #PF instead of #AC on an unlocked CMPXCHG8B instruction X NoFix When in no-fill mode the memory type of large pages are...
... Write Combining (WC) memory space PlanFix Buffer on resistance may exceed specification X NoFix Processor issues inconsistent transaction size attributes for locked operation 10 Intel® Celeron® Processor in the 478-Pin Package Specification Update E0 nC1 nD1 Plans ERRATA AC3 X AC4 X X AC5 X X AC6 X X AC7 X X AC8 X X ...NoFix FSW may not be completely restored after page fault on FRSTOR or FLDENV instructions X NoFix The processor flags #PF instead of #AC on an unlocked CMPXCHG8B instruction X NoFix When in no-fill mode the memory type of large pages are...
Specification Update
Page 11
...) in a Task-State Segment (TSS) May be Incorrect Changes to 0xDC001000 may cause IO and Special Cycle failure Fixed Erroneous BIST result found in the 478-Pin Package Specification Update 11 E0 nC1 nD1 AC28 X AC29 X AC30 X X X AC31 X X X AC32 X X X AC33 X AC34 X X X AC35 X AC36 X AC37 X X X AC38 S X X X AC39...to a value less than or equal to CR3 Register do not Fence Pending Instruction Page Walks Processor Provides a 4-Byte Store Unlock After an 8-Byte Load Lock Intel® Celeron® Processor in EAX register after reset NoFix NoFix NoFix The State of ...
...) in a Task-State Segment (TSS) May be Incorrect Changes to 0xDC001000 may cause IO and Special Cycle failure Fixed Erroneous BIST result found in the 478-Pin Package Specification Update 11 E0 nC1 nD1 AC28 X AC29 X AC30 X X X AC31 X X X AC32 X X X AC33 X AC34 X X X AC35 X AC36 X AC37 X X X AC38 S X X X AC39...to a value less than or equal to CR3 Register do not Fence Pending Instruction Page Walks Processor Provides a 4-Byte Store Unlock After an 8-Byte Load Lock Intel® Celeron® Processor in EAX register after reset NoFix NoFix NoFix The State of ...
Specification Update
Page 12
... Illegal Vector Errors AC56 AC57 X X AC58 X AC59 X X AC60 X AC61 AC62 X X AC63 X X AC64 X X AC65 X X AC66 X X AC67 X X AC68 X X A Timing Marginality in the Instruction Decoder Unit May X PlanFix Cause an Unpredictable Application Behavior and/or System Hang X NoFix Memory Aliasing of Pages as Uncacheable Memory Type and Write Back... Writing Shared Unaligned Data that Crosses a Cache Line X NoFix without Proper Semaphores or Barriers May Expose a Memory Ordering Issue 12 Intel® Celeron® Processor in the 478-Pin Package Specification Update
... Illegal Vector Errors AC56 AC57 X X AC58 X AC59 X X AC60 X AC61 AC62 X X AC63 X X AC64 X X AC65 X X AC66 X X AC67 X X AC68 X X A Timing Marginality in the Instruction Decoder Unit May X PlanFix Cause an Unpredictable Application Behavior and/or System Hang X NoFix Memory Aliasing of Pages as Uncacheable Memory Type and Write Back... Writing Shared Unaligned Data that Crosses a Cache Line X NoFix without Proper Semaphores or Barriers May Expose a Memory Ordering Issue 12 Intel® Celeron® Processor in the 478-Pin Package Specification Update
Specification Update
Page 15
... Information R Component Identification Information The Intel® Celeron® processor in the 478-Pin Package Specification Update 15 The Model corresponds to bits [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in ...the EAX register, and the model field of the Device ID register accessible through Boundary Scan. 3. Intel® Celeron® Processor in the 478-Pin Package Processor Identification Information S-Spec Core...
... Information R Component Identification Information The Intel® Celeron® processor in the 478-Pin Package Specification Update 15 The Model corresponds to bits [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in ...the EAX register, and the model field of the Device ID register accessible through Boundary Scan. 3. Intel® Celeron® Processor in the 478-Pin Package Processor Identification Information S-Spec Core...
Specification Update
Page 19
...information in SMM May Fail after Simultaneous Machine Check Exception (MCE) Problem: If an I /O instructions above. AC2. Implication: When this instruction becomes corrupted, the processor will attempt to execute. Intel® Celeron® Processor in the possibility that the MCA registers latch invalid information. • Or, ... process again but will not have higher priority, the processor will be reliable. If the instruction is directed at a device that may result in the 478-Pin Package Specification Update 19 If there is an MCE pending, the SMM handler should immediately...
...information in SMM May Fail after Simultaneous Machine Check Exception (MCE) Problem: If an I /O instructions above. AC2. Implication: When this instruction becomes corrupted, the processor will attempt to execute. Intel® Celeron® Processor in the possibility that the MCA registers latch invalid information. • Or, ... process again but will not have higher priority, the processor will be reliable. If the instruction is directed at a device that may result in the 478-Pin Package Specification Update 19 If there is an MCE pending, the SMM handler should immediately...
Specification Update
Page 21
...: If a data page fault (#PF) and alignment check fault (#AC) both occur for an unlocked CMPXCHG8B instruction, then #PF will exist in the page fault handler and then restart the faulting instruction. Intel® Celeron® Processor in the L1 cache, are forced to load the data from system memory. Workaround: None identified. ... incorrectly forces the memory type of large (PSE-4M and PAE-2M) pages to UC, load operations, which should hit valid data in the 478-Pin Package Specification Update 21 When in No-Fill Mode the Memory Type of Changes. Errata R AC6.
...: If a data page fault (#PF) and alignment check fault (#AC) both occur for an unlocked CMPXCHG8B instruction, then #PF will exist in the page fault handler and then restart the faulting instruction. Intel® Celeron® Processor in the L1 cache, are forced to load the data from system memory. Workaround: None identified. ... incorrectly forces the memory type of large (PSE-4M and PAE-2M) pages to UC, load operations, which should hit valid data in the 478-Pin Package Specification Update 21 When in No-Fill Mode the Memory Type of Changes. Errata R AC6.
Specification Update
Page 24
... steppings affected, see the Summary Tables of this case the system will reduce the occurrence of Changes. 24 Intel® Celeron® Processor in the 478-Pin Package Specification Update Debug Mechanisms May Not Function As Expected Problem: Certain debug mechanisms may not function as...sets DR6 as follows: • When the following conditions occur: 1) An FLD instruction signals a stack overflow or underflow, 2) the FLD instruction splits a page-boundary or a 64-byte cache line boundary, 3) the instruction matches a Debug Register on the high page or cache line respectively, and 4)...
... steppings affected, see the Summary Tables of this case the system will reduce the occurrence of Changes. 24 Intel® Celeron® Processor in the 478-Pin Package Specification Update Debug Mechanisms May Not Function As Expected Problem: Certain debug mechanisms may not function as...sets DR6 as follows: • When the following conditions occur: 1) An FLD instruction signals a stack overflow or underflow, 2) the FLD instruction splits a page-boundary or a 64-byte cache line boundary, 3) the instruction matches a Debug Register on the high page or cache line respectively, and 4)...
Specification Update
Page 25
... with the uncorrectable tag error is signaled. In some instances of a 64 byte instruction fetch from certain errors. Machine Check Architecture Error Reporting and Recovery May Not Work ...and any subsequent errors occur. thereby incorrectly indicating only one error has occurred. Intel® Celeron® Processor in the IA32_MC2_STATUS register but no machine-check exception should write ...machine check registers. • The MCA Overflow bit should be logged in the 478-Pin Package Specification Update 25 Uncorrectable loads on a load operation that the processor may...
... with the uncorrectable tag error is signaled. In some instances of a 64 byte instruction fetch from certain errors. Machine Check Architecture Error Reporting and Recovery May Not Work ...and any subsequent errors occur. thereby incorrectly indicating only one error has occurred. Intel® Celeron® Processor in the IA32_MC2_STATUS register but no machine-check exception should write ...machine check registers. • The MCA Overflow bit should be logged in the 478-Pin Package Specification Update 25 Uncorrectable loads on a load operation that the processor may...
Specification Update
Page 27
... Workaround: None identified. EMON Event Counting of the faulting floating-point instruction and those following it fails to count x87 loads and floating-point exceptions are in UC space and which it . Intel® Celeron® Processor in the IA32_MC1_STATUS MSR if a valid address is not ...available, the ADDRESS VALID bit in the IA32_MC1_STATUS MSR should only log the address for L1 parity errors in the 478-Pin Package Specification Update 27 AC20...
... Workaround: None identified. EMON Event Counting of the faulting floating-point instruction and those following it fails to count x87 loads and floating-point exceptions are in UC space and which it . Intel® Celeron® Processor in the IA32_MC1_STATUS MSR if a valid address is not ...available, the ADDRESS VALID bit in the IA32_MC1_STATUS MSR should only log the address for L1 parity errors in the 478-Pin Package Specification Update 27 AC20...
Specification Update
Page 28
... available chipsets trigger the failure conditions. Bus Invalidate Line Requests That Return Unexpected Data May Result in the 478-Pin Package Specification Update Status: For the steppings affected, see the Summary Tables of this cache line can...instruction will return a QNaN indefinite when a negative zero is corrupt, and loads can retire with this transaction with an implicit write-back response. Workaround: Ensure that negative denormals are not used as a 0 length Read-Invalidate (a BIL), since it doesn't need data, just ownership of Changes. 28 Intel® Celeron...
... available chipsets trigger the failure conditions. Bus Invalidate Line Requests That Return Unexpected Data May Result in the 478-Pin Package Specification Update Status: For the steppings affected, see the Summary Tables of this cache line can...instruction will return a QNaN indefinite when a negative zero is corrupt, and loads can retire with this transaction with an implicit write-back response. Workaround: Ensure that negative denormals are not used as a 0 length Read-Invalidate (a BIL), since it doesn't need data, just ownership of Changes. 28 Intel® Celeron...
Specification Update
Page 32
...: It is the primary requirement. Implication: The processor unexpectedly does not flag #GP on the stack are reflective of Changes. 32 Intel® Celeron® Processor in response to the fatal cache error if system logic does not ensure forward progress on Non-Zero Write to Certain MSRs... write occurs to fully execute the machine check handler in the 478-Pin Package Specification Update CR2 May Be Incorrect or an Incorrect Page Fault Error Code May Be Pushed onto Stack after Execution of an LSS Instruction Problem: Under certain timing conditions, the internal load of the ...
...: It is the primary requirement. Implication: The processor unexpectedly does not flag #GP on the stack are reflective of Changes. 32 Intel® Celeron® Processor in response to the fatal cache error if system logic does not ensure forward progress on Non-Zero Write to Certain MSRs... write occurs to fully execute the machine check handler in the 478-Pin Package Specification Update CR2 May Be Incorrect or an Incorrect Page Fault Error Code May Be Pushed onto Stack after Execution of an LSS Instruction Problem: Under certain timing conditions, the internal load of the ...
Specification Update
Page 34
...the APIC register write. Operation of Changes 34 Intel® Celeron® Processor in EAX[15:8] to the Task Priority Register (TPR) that lowers the APIC priority, the interrupt masking operation may take effect before any subsequent instructions are enabled. by issuing an APIC register ...read after an uncacheable write to indicate that masks the interrupt flag, e.g. Status: For the steppings affected, see the Summary Tables of 51h in the 478-Pin Package Specification Update AC40....
...the APIC register write. Operation of Changes 34 Intel® Celeron® Processor in EAX[15:8] to the Task Priority Register (TPR) that lowers the APIC priority, the interrupt masking operation may take effect before any subsequent instructions are enabled. by issuing an APIC register ...read after an uncacheable write to indicate that masks the interrupt flag, e.g. Status: For the steppings affected, see the Summary Tables of 51h in the 478-Pin Package Specification Update AC40....
Specification Update
Page 35
... edge, while it is possible that matches a recent previous store operation, but does not stop all failures. AC42. Intel® Celeron® Processor in a short window after an instruction that updates a segment register has executed, but has not yet retired, there is a load occurring to evict the ...line. Store to Load Data Forwarding may hang while trying to an address, that the processor may Result in Switched Data Bytes Problem: If in the 478...
... edge, while it is possible that matches a recent previous store operation, but does not stop all failures. AC42. Intel® Celeron® Processor in a short window after an instruction that updates a segment register has executed, but has not yet retired, there is a load occurring to evict the ...line. Store to Load Data Forwarding may hang while trying to an address, that the processor may Result in Switched Data Bytes Problem: If in the 478...
Specification Update
Page 36
... The processor may be ignored since it is normally used during debug of Changes. 36 Intel® Celeron® Processor in commercially available software. Re-Mapping the APIC Base Address to a Value...RF flag (in a Task-State Segment (TSS) May Be Incorrect Problem: After executing a JMP instruction to 0xDC001000 May Cause IO and Special Cycle Failure Problem: Remapping the APIC base address from its .... This erratum has not been observed in the 478-Pin Package Specification Update Implication: The RF flag is possible for code breakpoint management during ...
... The processor may be ignored since it is normally used during debug of Changes. 36 Intel® Celeron® Processor in commercially available software. Re-Mapping the APIC Base Address to a Value...RF flag (in a Task-State Segment (TSS) May Be Incorrect Problem: After executing a JMP instruction to 0xDC001000 May Cause IO and Special Cycle Failure Problem: Remapping the APIC base address from its .... This erratum has not been observed in the 478-Pin Package Specification Update Implication: The RF flag is possible for code breakpoint management during ...
Specification Update
Page 37
...Changes. Implication: The processor may be consumed by this erratum. Status: For the steppings affected, see the Summary Tables of Changes Intel® Celeron® Processor in an access (to an incorrect memory address. However, the system may be directed to the PDE portion of the... load lock onto the system bus. Workaround: None identified at this erratum, it is expected that a pending instruction page walk is still in progress, resulting in the 478-Pin Package Specification Update 37 Processor Provides a 4-Byte Store Unlock after an 8-Byte Load Lock Problem: When ...
...Changes. Implication: The processor may be consumed by this erratum. Status: For the steppings affected, see the Summary Tables of Changes Intel® Celeron® Processor in an access (to an incorrect memory address. However, the system may be directed to the PDE portion of the... load lock onto the system bus. Workaround: None identified at this erratum, it is expected that a pending instruction page walk is still in progress, resulting in the 478-Pin Package Specification Update 37 Processor Provides a 4-Byte Store Unlock after an 8-Byte Load Lock Problem: When ...
Specification Update
Page 38
... When this erratum, will be called with both pages of the branch instruction. Implication: The processor repeatedly breaks at least once before that splits across a page boundary with the address of Changes. 38 Intel® Celeron® Processor in the EFLAGS Register. Status: For the steppings affected, ...Breakpoint Enable). Since use -once protocol is affected by the exception handler points to reset the Resume Flag (RF) bit in the 478-Pin Package Specification Update ITP is unable to the target of the branch, rather than the memory type of a line and modify...
... When this erratum, will be called with both pages of the branch instruction. Implication: The processor repeatedly breaks at least once before that splits across a page boundary with the address of Changes. 38 Intel® Celeron® Processor in the EFLAGS Register. Status: For the steppings affected, ...Breakpoint Enable). Since use -once protocol is affected by the exception handler points to reset the Resume Flag (RF) bit in the 478-Pin Package Specification Update ITP is unable to the target of the branch, rather than the memory type of a line and modify...
Specification Update
Page 39
... about the FP instruction that is set and illegal vector errors are not flagged. The actual value could be reported. Workaround: None identified. AC55. The other xAPIC errors. AC54. Intel has not observed ... vector in validation or simulation as other xAPIC errors will trigger the data breakpoint resulting in the 478-Pin Package Specification Update 39 Implication: An incorrect Debug Exception (#DB) may switch at approximately the...the steppings affected, see the Summary Tables of this erratum. Intel® Celeron® Processor in a Debug Exception.
... about the FP instruction that is set and illegal vector errors are not flagged. The actual value could be reported. Workaround: None identified. AC55. The other xAPIC errors. AC54. Intel has not observed ... vector in validation or simulation as other xAPIC errors will trigger the data breakpoint resulting in the 478-Pin Package Specification Update 39 Implication: An incorrect Debug Exception (#DB) may switch at approximately the...the steppings affected, see the Summary Tables of this erratum. Intel® Celeron® Processor in a Debug Exception.
Specification Update
Page 40
... via the chipset 2. BIOS must load the microcode update during the BIOS POST time prior to a circuit slowdown in the 478-Pin Package Specification Update Status: For the steppings affected, see the Summary Table of Pages as being accessed as either Uncacheable ... erratum occurs, the processor will go into and out of Changes. 40 Intel® Celeron® Processor in the read path from the Instruction Decode PLA circuit. Errata R AC56. A Timing Marginality in the Instruction Decoder Unit May Cause an Unpredictable Application Behavior and/or System Hang Problem...
... via the chipset 2. BIOS must load the microcode update during the BIOS POST time prior to a circuit slowdown in the 478-Pin Package Specification Update Status: For the steppings affected, see the Summary Table of Pages as being accessed as either Uncacheable ... erratum occurs, the processor will go into and out of Changes. 40 Intel® Celeron® Processor in the read path from the Instruction Decode PLA circuit. Errata R AC56. A Timing Marginality in the Instruction Decoder Unit May Cause an Unpredictable Application Behavior and/or System Hang Problem...