Specification Update
Page 1
Current characterized errata are available on request. 2nd Generation Intel® Core™ Processor Family Desktop, Intel® Pentium® Processor Family Desktop, and Intel® Celeron® Processor Family Desktop Specification Update June 2013 Notice: Products may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Reference Number: 324643-029
Current characterized errata are available on request. 2nd Generation Intel® Core™ Processor Family Desktop, Intel® Pentium® Processor Family Desktop, and Intel® Celeron® Processor Family Desktop Specification Update June 2013 Notice: Products may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Reference Number: 324643-029
Specification Update
Page 2
... be used . Intel reserves these for future definition and shall have no responsibility whatsoever for products. Software applications may cause the product to deviate from future changes to specifications and product descriptions at http://ark.intel.com/ or contact your system manufacturer. Consult your PC manufacturer. Performance will vary depending on select Intel® Core™ processors. Intel, Intel Core, Celeron, Pentium, Intel Xeon, Intel SpeedStep...
... be used . Intel reserves these for future definition and shall have no responsibility whatsoever for products. Software applications may cause the product to deviate from future changes to specifications and product descriptions at http://ark.intel.com/ or contact your system manufacturer. Consult your PC manufacturer. Performance will vary depending on select Intel® Core™ processors. Intel, Intel Core, Celeron, Pentium, Intel Xeon, Intel SpeedStep...
Specification Update
Page 5
... for - Intel® Celeron® Processor G550, and G540T Added Errata BJ113 Updated Erratum BJ58 Added Errata BJ114 and BJ115 Updated Processor Identification table to include the SKU information for - Updated Processor Identification table to include the SKU information for - 2nd Generation Intel® Core™ i5-2320, i3-2125, i3-2130 and i3-2120T processors - Intel® Pentium® Processor G645, G645T... January 2012 March 2012 April 2012 May 2012 June 2012 June 2012 September 2012 October 2012 October 2012 December 2012 January 2013 March 2013 Specification Update 5
... for - Intel® Celeron® Processor G550, and G540T Added Errata BJ113 Updated Erratum BJ58 Added Errata BJ114 and BJ115 Updated Processor Identification table to include the SKU information for - Updated Processor Identification table to include the SKU information for - 2nd Generation Intel® Core™ i5-2320, i3-2125, i3-2130 and i3-2120T processors - Intel® Pentium® Processor G645, G645T... January 2012 March 2012 April 2012 May 2012 June 2012 June 2012 September 2012 October 2012 October 2012 December 2012 January 2013 March 2013 Specification Update 5
Specification Update
Page 7
...; Core™ Processor Family Desktop, Intel® Pentium® Processor Family Desktop, and Intel® Celeron® Processor Family Desktop Datasheet, Volume 2 Document Number 324641-007 324642-003 Related Documents Document Title AP-485, Intel® Processor Identification and the CPUID Instruction Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set...
...; Core™ Processor Family Desktop, Intel® Pentium® Processor Family Desktop, and Intel® Celeron® Processor Family Desktop Datasheet, Volume 2 Document Number 324641-007 324642-003 Related Documents Document Title AP-485, Intel® Processor Identification and the CPUID Instruction Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set...
Specification Update
Page 8
... specification or user documentation (datasheets, manuals, etc.). § § 8 Specification Update Products are design defects or errors. Under these circumstances, errata removed from the specification update when the appropriate changes are archived and available upon request. as , core speed, L2 cache size, package type, etc. Specification Clarifications describe a specification in the specification update throughout the product's lifecycle, or until a particular stepping is a five-digit code used with each S-Spec number...
... specification or user documentation (datasheets, manuals, etc.). § § 8 Specification Update Products are design defects or errors. Under these circumstances, errata removed from the specification update when the appropriate changes are archived and available upon request. as , core speed, L2 cache size, package type, etc. Specification Clarifications describe a specification in the specification update throughout the product's lifecycle, or until a particular stepping is a five-digit code used with each S-Spec number...
Specification Update
Page 16
... RESET, bits [7:4] of the EAX register after the CPUID instruction is equivalent to the processor signature output value in the PCI function 0 configuration space. 2. The Model Number corresponds to the Intel386, Intel486, Pentium, Pentium Pro, Pentium 4, or Intel® Core™ processor family. 2. Identification Information Component Identification using Programming Interface The processor stepping can be identified by the following register contents. The Family Code corresponds...
... RESET, bits [7:4] of the EAX register after the CPUID instruction is equivalent to the processor signature output value in the PCI function 0 configuration space. 2. The Model Number corresponds to the Intel386, Intel486, Pentium, Pentium Pro, Pentium 4, or Intel® Core™ processor family. 2. Identification Information Component Identification using Programming Interface The processor stepping can be identified by the following register contents. The Family Code corresponds...
Specification Update
Page 17
... 3) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) / Processor Graphics Frequency SR00C i7-2600K D-2 000206a7h 3.4 / 1333 / 850 SR00B i7-2600 D-2 000206a7h 3.4 / 1333 / 850 SR00E i7-2600S D-2 000206a7h 2.8 / 1333 / 850 SR0DG i7-2700K D-2 000206a7h 3.5 / 1333 / 850 SR008 i5-2500K D-2 000206a7h 3.3 / 1333 / 850 SR00T i5-2500 D-2 000206a7h 3.3 / 1333 / 850 Max Intel® Turbo Boost Technology 2.0 Frequency (GHz)1 Shared L3 Cache Size...
... 3) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) / Processor Graphics Frequency SR00C i7-2600K D-2 000206a7h 3.4 / 1333 / 850 SR00B i7-2600 D-2 000206a7h 3.4 / 1333 / 850 SR00E i7-2600S D-2 000206a7h 2.8 / 1333 / 850 SR0DG i7-2700K D-2 000206a7h 3.5 / 1333 / 850 SR008 i5-2500K D-2 000206a7h 3.3 / 1333 / 850 SR00T i5-2500 D-2 000206a7h 3.3 / 1333 / 850 Max Intel® Turbo Boost Technology 2.0 Frequency (GHz)1 Shared L3 Cache Size...
Specification Update
Page 18
Table 1. Processor Identification (Sheet 2 of 3) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) / Processor Graphics Frequency SR009 i5-2500S D-2 000206a7h 2.7 / 1333 / 850 SR00A i5-2500T D-2 000206a7h 2.3 / 1333 / 650 SR00Q i5-2400 D-2 000206a7h 3.1 / 1333 / 850 SR0BB i5-2405S D-2 000206a7h 2.5 / 1333 / ...
Table 1. Processor Identification (Sheet 2 of 3) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) / Processor Graphics Frequency SR009 i5-2500S D-2 000206a7h 2.7 / 1333 / 850 SR00A i5-2500T D-2 000206a7h 2.3 / 1333 / 650 SR00Q i5-2400 D-2 000206a7h 3.1 / 1333 / 850 SR0BB i5-2405S D-2 000206a7h 2.5 / 1333 / ...
Specification Update
Page 19
...(Intel® TXT) enabled. 4. Intel® Virtualization Technology for Directed I/O (Intel® VT-d) enabled. 6. Intel® Virtualization Technology for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) enabled. 5. This column indicates maximum Intel® Turbo Boost Technology 2.0 frequency (GHz) for 4,3, 2 or 1 cores active respectively. 2. Intel® AES-NI enabled. § § Specification Update 19 Processor Identification (Sheet 3 of 3) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) / Processor...
...(Intel® TXT) enabled. 4. Intel® Virtualization Technology for Directed I/O (Intel® VT-d) enabled. 6. Intel® Virtualization Technology for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) enabled. 5. This column indicates maximum Intel® Turbo Boost Technology 2.0 frequency (GHz) for 4,3, 2 or 1 cores active respectively. 2. Intel® AES-NI enabled. § § Specification Update 19 Processor Identification (Sheet 3 of 3) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) / Processor...
Specification Update
Page 20
... Timer Error to allow the sequential execution of Changes. BJ2. Status: For the steppings affected, see the Summary Tables of the write-read ESR access flow). Workaround: As recommended in the IA32 Intel® Architecture Software Developer's Manual, the use of MOV SS/POP SS in a debug exception being written (as part of Changes. 20 Specification Update Workaround...
... Timer Error to allow the sequential execution of Changes. BJ2. Status: For the steppings affected, see the Summary Tables of the write-read ESR access flow). Workaround: As recommended in the IA32 Intel® Architecture Software Developer's Manual, the use of MOV SS/POP SS in a debug exception being written (as part of Changes. 20 Specification Update Workaround...
Specification Update
Page 24
...x87 FP tag word is not already set to 0x0000). •For MOVD, MOVQ, MOVNTQ stores, the instruction must be Preempted Problem: When the processor encounters an instruction that uses an index register (this erratum, if: 1. Status: For the steppings affected, see the Summary Tables of... another lower priority fault (e.g. Problem: Faulting MMX Instruction May Incorrectly Update x87 FPU Tag Word Under a specific set . The monitored event occurs during SMM (System Management Mode). Instructions of greater than 15 Bytes May be the first MMX instruction to operate on the first ...
...x87 FP tag word is not already set to 0x0000). •For MOVD, MOVQ, MOVNTQ stores, the instruction must be Preempted Problem: When the processor encounters an instruction that uses an index register (this erratum, if: 1. Status: For the steppings affected, see the Summary Tables of... another lower priority fault (e.g. Problem: Faulting MMX Instruction May Incorrectly Update x87 FPU Tag Word Under a specific set . The monitored event occurs during SMM (System Management Mode). Instructions of greater than 15 Bytes May be the first MMX instruction to operate on the first ...
Specification Update
Page 26
... is of a DTLB Error Problem: A single Data Translation Look Aside Buffer (DTLB) error can incorrectly set the Overflow (bit [62]) in the event of Changes. Intel has not observed this erratum occurs, the processor will also be uncached. Subsequent BTS and BTM operations which report the LBR will hang. Workaround: None identified. The MONITOR instruction only functions correctly if...
... is of a DTLB Error Problem: A single Data Translation Look Aside Buffer (DTLB) error can incorrectly set the Overflow (bit [62]) in the event of Changes. Intel has not observed this erratum occurs, the processor will also be uncached. Subsequent BTS and BTM operations which report the LBR will hang. Workaround: None identified. The MONITOR instruction only functions correctly if...
Specification Update
Page 30
...: For the steppings affected, see the Summary Tables of the 3 above mentioned debug support facilities are not supported. The corresponding data if sent out as the offending request. Implication: The value of the LBR, BTS, and BTM immediately after an Exit from SMM Problem: After a return from SMM (System Management Mode), the CPU will be treated...
...: For the steppings affected, see the Summary Tables of the 3 above mentioned debug support facilities are not supported. The corresponding data if sent out as the offending request. Implication: The value of the LBR, BTS, and BTM immediately after an Exit from SMM Problem: After a return from SMM (System Management Mode), the CPU will be treated...
Specification Update
Page 39
... the steppings affected, see the Summary Tables of Changes. Under certain internal conditions the core C-state exit latencies may cause unpredictable system behavior. BJ59. BJ61. BJ60. Implication: Due to a delay in the Intel® 64 and IA-32 Architectures Optimization Reference Manual. Specification Update 39 XSAVE Executed During Paging-Structure Modification May Cause Unexpected Processor Behavior Problem...
... the steppings affected, see the Summary Tables of Changes. Under certain internal conditions the core C-state exit latencies may cause unpredictable system behavior. BJ59. BJ61. BJ60. Implication: Due to a delay in the Intel® 64 and IA-32 Architectures Optimization Reference Manual. Specification Update 39 XSAVE Executed During Paging-Structure Modification May Cause Unexpected Processor Behavior Problem...
Specification Update
Page 50
...For the steppings affected, see the Summary Tables of Changes. 50 Specification Update Workaround: Software should not program another PEBS event is not treated as an Unsupported Request Problem: The PCIe* root port does not support LTR (...steppings affected, see the Summary Tables of Changes. Implication: Due to this erratum, an LTR message does not generate a UR error. Alternatively, software can disable all of the breakpoints in DR7, the corresponding debug-address register contains an address that , for Instructions Retired) mechanism is met Implication: Performance...
...For the steppings affected, see the Summary Tables of Changes. 50 Specification Update Workaround: Software should not program another PEBS event is not treated as an Unsupported Request Problem: The PCIe* root port does not support LTR (...steppings affected, see the Summary Tables of Changes. Implication: Due to this erratum, an LTR message does not generate a UR error. Alternatively, software can disable all of the breakpoints in DR7, the corresponding debug-address register contains an address that , for Instructions Retired) mechanism is met Implication: Performance...
Specification Update
Page 54
... controls are used for memory-mapped I/O, such I /O Status: For the steppings affected, see the Summary Tables of Changes. BJ112. Implication: The INVVPID instruction may not be seen when the VEX.L bit is set to this erratum with VCVTSS2SI, VCVTSD2SI, VCVTTSS2SI, and VCVTTSD2SI instructions. Status: For the steppings affected, see the Summary Tables of Changes. 54 Specification Update Implication: Unexpected...
... controls are used for memory-mapped I/O, such I /O Status: For the steppings affected, see the Summary Tables of Changes. BJ112. Implication: The INVVPID instruction may not be seen when the VEX.L bit is set to this erratum with VCVTSS2SI, VCVTSD2SI, VCVTTSS2SI, and VCVTTSD2SI instructions. Status: For the steppings affected, see the Summary Tables of Changes. 54 Specification Update Implication: Unexpected...
Specification Update
Page 55
... store used to modify the next sequential instruction may not execute as per the table below. or cross-modifying code may result in the DDR3 Maximum Frequency Capability (CAPID0_A - Specification Update 55 Offset E4-E7H; Problem: Reported Maximum Memory Frequency Capability May Be Higher Than Expected The Intel® Pentium® Processor G645, Intel® Pentium® Processor G645T and Intel® Celeron® Processor...
... store used to modify the next sequential instruction may not execute as per the table below. or cross-modifying code may result in the DDR3 Maximum Frequency Capability (CAPID0_A - Specification Update 55 Offset E4-E7H; Problem: Reported Maximum Memory Frequency Capability May Be Higher Than Expected The Intel® Pentium® Processor G645, Intel® Pentium® Processor G645T and Intel® Celeron® Processor...
Specification Update
Page 56
... Developer's Manual, Volume 3, section titled "CMCI Initialization" or any commercially available software. Specific Graphics Blitter Instructions May Result in Unpredictable Graphics Controller Behavior Problem: Specific source-copy blitter instructions in Intel® HD Graphics 2000 and 3000 Processor may result in the virtual-machine control structure (VMCS) if the STI instruction was blocking interrupts at -retirement events is serviced may increment...
... Developer's Manual, Volume 3, section titled "CMCI Initialization" or any commercially available software. Specific Graphics Blitter Instructions May Result in Unpredictable Graphics Controller Behavior Problem: Specific source-copy blitter instructions in Intel® HD Graphics 2000 and 3000 Processor may result in the virtual-machine control structure (VMCS) if the STI instruction was blocking interrupts at -retirement events is serviced may increment...
Specification Update
Page 60
... and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide § § 60 Specification Update
... and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide § § 60 Specification Update
Specification Update
Page 62
... processors within a physical processor. For the P6 family processors, on different processors. In order for each core can modulate to become familiar with this section apply to the following documents: • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual...
... processors within a physical processor. For the P6 family processors, on different processors. In order for each core can modulate to become familiar with this section apply to the following documents: • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture • Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual...