User Guide
Page 11
.... Installing Memory Modules 1. The memory module has only one notch on the center and will automatically close when the memory module is properly inserted in BIOS. You can barely see the golden finger if the memory module is properly seated. 3.
.... Installing Memory Modules 1. The memory module has only one notch on the center and will automatically close when the memory module is properly inserted in BIOS. You can barely see the golden finger if the memory module is properly seated. 3.
User Guide
Page 13
If the mainboard has a System Hardware Monitor chipset on the screen. To clear the warning, you must enter the BIOS utility and clear the record. Front Panel Connectors: JFP1, JFP2 These connectors are for digital audio transmission. Front USB Connector: JUSB1, JUSB2 This connector, compliant ...
If the mainboard has a System Hardware Monitor chipset on the screen. To clear the warning, you must enter the BIOS utility and clear the record. Front Panel Connectors: JFP1, JFP2 These connectors are for digital audio transmission. Front USB Connector: JUSB1, JUSB2 This connector, compliant ...
User Guide
Page 15
... the documentation for the expansion card, such as follows: PCI Slot1 PCI Slot2 Order1 INT A# INT B# Order2 INT B# INT C# Order3 INT C# INT D# Order4 INT D# INT A# BIOS Setup Power on the computer and the system will start POST (Power On Self Test) process. You may also restart the system by turning it... 9 PCI Interrupt Request Routing The IRQ, acronym of interrupt request line and pronounced I-R-Q, are typically connected to the PCI bus pins as jumpers, switches or BIOS configuration.
... the documentation for the expansion card, such as follows: PCI Slot1 PCI Slot2 Order1 INT A# INT B# Order2 INT B# INT C# Order3 INT C# INT D# Order4 INT D# INT A# BIOS Setup Power on the computer and the system will start POST (Power On Self Test) process. You may also restart the system by turning it... 9 PCI Interrupt Request Routing The IRQ, acronym of interrupt request line and pronounced I-R-Q, are typically connected to the PCI bus pins as jumpers, switches or BIOS configuration.
User Guide
Page 16
... features. Cell Menu 10 Power Management Setup Use this menu to set BIOS setting Password. BIOS Setting Password Use this menu to CMOS and exit setup. Save & Exit Setup Save changes to load the BIOS default values that are factory settings for frequency/voltage control. Load Fail-.... Load Optimized Defaults Use this menu to load factory default settings into the BIOS for power management. Integrated Peripherals Use this menu to specify your CPU, fan, warning overall system status. Advanced BIOS Features Use this menu to setup the items of your settings for basic system...
... features. Cell Menu 10 Power Management Setup Use this menu to set BIOS setting Password. BIOS Setting Password Use this menu to CMOS and exit setup. Save & Exit Setup Save changes to load the BIOS default values that are factory settings for frequency/voltage control. Load Fail-.... Load Optimized Defaults Use this menu to load factory default settings into the BIOS for power management. Integrated Peripherals Use this menu to specify your CPU, fan, warning overall system status. Advanced BIOS Features Use this menu to setup the items of your settings for basic system...
User Guide
Page 17
...Latency The field controls the CAS latency, which support speedstep technology. Adjust PCI-E Frequency (MHz) This item allows you are plagued by BIOS based on the configurations on the SPD (Serial Presence Detect) EEPROM on battery or AC power. But if you to select the PCI ...will allow you do not have any EMI problem, leave the setting at Disabled for optimal system stability and performance. Spread Spectrum When the motherboard's clock generator pulses, the extreme values (spikes) of Memory. Intel EIST The Enhanced Intel SpeedStep® technology allows you intent to ...
...Latency The field controls the CAS latency, which support speedstep technology. Adjust PCI-E Frequency (MHz) This item allows you are plagued by BIOS based on the configurations on the SPD (Serial Presence Detect) EEPROM on battery or AC power. But if you to select the PCI ...will allow you do not have any EMI problem, leave the setting at Disabled for optimal system stability and performance. Spread Spectrum When the motherboard's clock generator pulses, the extreme values (spikes) of Memory. Intel EIST The Enhanced Intel SpeedStep® technology allows you intent to ...
User Guide
Page 65
... Li ne -o ut _R SPI Debugging 接口: JSPI1 internal debugging. 59 CPUFAN1, SYSFAN1, SYSFAN2 12V 12V Control Sensor +12V GND GND +12V Sensor JCI1 BIOS S/PDIF-Out 接口: JSPD1 SPDIF(Sony & Philips Sensor GND +12V GND 2 CINTRU 1 GND SPDIF VCC CD-In 接口: CD_IN1 CD-ROM JFP1, JFP2...
... Li ne -o ut _R SPI Debugging 接口: JSPI1 internal debugging. 59 CPUFAN1, SYSFAN1, SYSFAN2 12V 12V Control Sensor +12V GND GND +12V Sensor JCI1 BIOS S/PDIF-Out 接口: JSPD1 SPDIF(Sony & Philips Sensor GND +12V GND 2 CINTRU 1 GND SPDIF VCC CD-In 接口: CD_IN1 CD-ROM JFP1, JFP2...
User Guide
Page 66
... 1 2 3 Keep Data 1 2 3 Clear Data 2-3 CMOS 1-2 CMOS PCI Express 插槽 PCI Express PCI Express PCI Express x 16 4.0 GB/s PCI 此 PCI SCSI 卡,USB PCI BIOS 配置.
... 1 2 3 Keep Data 1 2 3 Clear Data 2-3 CMOS 1-2 CMOS PCI Express 插槽 PCI Express PCI Express PCI Express x 16 4.0 GB/s PCI 此 PCI SCSI 卡,USB PCI BIOS 配置.
User Guide
Page 68
Exit Without Saving CMOS Setup 程序. 核心菜单 Current CPU Frequency(当前 CPU CPU Current DRAM Frequency(当前 DRAM Intel EIST 62 Cell Menu Load Fail-Safe Defaults BIOS Load Optimized Defaults BIOS 值. Save & Exit Setup CMOS Setup 程序. H/W Monitor CPU BIOS Setting Password(BIOS BIOS 的密码.
Exit Without Saving CMOS Setup 程序. 核心菜单 Current CPU Frequency(当前 CPU CPU Current DRAM Frequency(当前 DRAM Intel EIST 62 Cell Menu Load Fail-Safe Defaults BIOS Load Optimized Defaults BIOS 值. Save & Exit Setup CMOS Setup 程序. H/W Monitor CPU BIOS Setting Password(BIOS BIOS 的密码.
User Guide
Page 77
GND (2)VCC (1 )VC C N.C.(10) Key,no pin(9) USB0- CPUFAN1, SYSFAN1, SYSFAN2 12V 12V GND CPU JCI1 BIOS Control Sensor +12V GND GND +12V Sensor Sensor GND +12V GND 2 CINTRU 1 S/PDIF-Out 連接器: JSPD1 S/PDIF (Sony & Philip Digital Interconnect Format GND ...
GND (2)VCC (1 )VC C N.C.(10) Key,no pin(9) USB0- CPUFAN1, SYSFAN1, SYSFAN2 12V 12V GND CPU JCI1 BIOS Control Sensor +12V GND GND +12V Sensor Sensor GND +12V GND 2 CINTRU 1 S/PDIF-Out 連接器: JSPD1 S/PDIF (Sony & Philip Digital Interconnect Format GND ...
User Guide
Page 80
Power Management Setup H/W Monitor BIOS Setting Password(設定 BIOS BIOS 密碼。 Cell Menu Load Fail-Safe Defaults BIOS Load Optimized Defaults BIOS Save & Exit Setup CMOS Exit Without Saving Cell Menu Current CPU Frequency(目前 CPU CPU Current DRAM Frequency(目前 CPU DRAM 74
Power Management Setup H/W Monitor BIOS Setting Password(設定 BIOS BIOS 密碼。 Cell Menu Load Fail-Safe Defaults BIOS Load Optimized Defaults BIOS Save & Exit Setup CMOS Exit Without Saving Cell Menu Current CPU Frequency(目前 CPU CPU Current DRAM Frequency(目前 CPU DRAM 74
User Guide
Page 89
注意: ATA 90 CPUFAN1, SYSFAN1, SYSFAN2 12V 12V GND JCI1 BIOS Control Sensor +12V GND GND +12V Sensor Sensor GND +12V GND 2 CINTRU 1 S/PDIF-Out JSPD1 SPDIF(Sony& Philips Digital Interconnect Format GND SPDIF VCC CD-...
注意: ATA 90 CPUFAN1, SYSFAN1, SYSFAN2 12V 12V GND JCI1 BIOS Control Sensor +12V GND GND +12V Sensor Sensor GND +12V GND 2 CINTRU 1 S/PDIF-Out JSPD1 SPDIF(Sony& Philips Digital Interconnect Format GND SPDIF VCC CD-...
User Guide
Page 92
Standard CMOS Features Advanced BIOS Features Integrated Peripherals IDE I/O Power Management Setup H/W Monitor CPU BIOS Setting Password Cell Menu Load Fail-Safe Defaults BIOS Load Optimized Defaults BIOS Save & Exit Setup CMOS Exit Without Saving CMOS 86
Standard CMOS Features Advanced BIOS Features Integrated Peripherals IDE I/O Power Management Setup H/W Monitor CPU BIOS Setting Password Cell Menu Load Fail-Safe Defaults BIOS Load Optimized Defaults BIOS Save & Exit Setup CMOS Exit Without Saving CMOS 86