Aspire T100/SV Service Guide
Page 19
...~1G 64MB~1G 64MB~2G Cache Memory Item First-Level Cache Configurations Cache function control Second-Level Cache Configurations L2 Cache RAM type L2 Cache RAM size L2 Cache RAM speed L2 Cache RAM voltage L2 Cache function control L2 Cache scheme Specification Enable/Disable by BIOS Setup PBSRAM 256-KB One-half the...
...~1G 64MB~1G 64MB~2G Cache Memory Item First-Level Cache Configurations Cache function control Second-Level Cache Configurations L2 Cache RAM type L2 Cache RAM size L2 Cache RAM speed L2 Cache RAM voltage L2 Cache function control L2 Cache scheme Specification Enable/Disable by BIOS Setup PBSRAM 256-KB One-half the...
Aspire T100/SV Service Guide
Page 30
... cannot retain configuration values in CMOS. Chapter 2 23 The Setup program loads configuration values into the battery-backed nonvolatile memory called CMOS RAM. There is not part of the system RAM. System Utilities Chapter 2 Most systems are already configured by the manufacturer or the dealer. NOTE: If you get a Run Setup message...
... cannot retain configuration values in CMOS. Chapter 2 23 The Setup program loads configuration values into the battery-backed nonvolatile memory called CMOS RAM. There is not part of the system RAM. System Utilities Chapter 2 Most systems are already configured by the manufacturer or the dealer. NOTE: If you get a Run Setup message...
Aspire T100/SV Service Guide
Page 63
... (POST) is a BIOS procedure that must be diagnosed and/or initialized by POST to the user. ROM subsystem ! RTC RAM subsystem and real time clock/calendar with built-in system operations at port 80h or even halts the system if the error is...POST discovers errors in numeric co-processor and cache memory subsystem ! Interrupt system ! Onboard parallel interface controller ! Parallel ports ! RAM subsystem ! Onboard serial interface controller ! Microprocessor with battery backup ! PS/2-compatible mouse port ! Three programmable timers ! USB port 56 Chapter 4
... (POST) is a BIOS procedure that must be diagnosed and/or initialized by POST to the user. ROM subsystem ! RTC RAM subsystem and real time clock/calendar with built-in system operations at port 80h or even halts the system if the error is...POST discovers errors in numeric co-processor and cache memory subsystem ! Interrupt system ! Onboard parallel interface controller ! Parallel ports ! RAM subsystem ! Onboard serial interface controller ! Microprocessor with battery backup ! PS/2-compatible mouse port ! Three programmable timers ! USB port 56 Chapter 4
Aspire T100/SV Service Guide
Page 64
... 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h Chapter 4 Description Test CMOS R/W functionality Early chipset initialization: • Disable shadow RAM • Disable L2 Cache (socket 7 or below) • Program basic chipset registers Detect memory • Auto-detection of DRAM size, ...flash R/W codes into the run time area in physical address 1000:0 Reserved Initial Superio_Early_Init switch Reserved 1. Reserved 57 The following table describes the Acer common tasks carried out by a port & interface swap (optional) 3. A unique check point number represents each task. Blank out screen ...
... 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h Chapter 4 Description Test CMOS R/W functionality Early chipset initialization: • Disable shadow RAM • Disable L2 Cache (socket 7 or below) • Program basic chipset registers Detect memory • Auto-detection of DRAM size, ...flash R/W codes into the run time area in physical address 1000:0 Reserved Initial Superio_Early_Init switch Reserved 1. Reserved 57 The following table describes the Acer common tasks carried out by a port & interface swap (optional) 3. A unique check point number represents each task. Blank out screen ...
Aspire T100/SV Service Guide
Page 70
... Clock Mismatch Real Time Clock Error CMOS Battery Bad CMOS Checksum Error Equipment Configuration Error System Management Memory Bad Memory Error at MMMM:SSSS:OOOOh RAM Parity Error PS/2 Keyboard Error or Keyboard Not Connected PS/2 Keyboard Interface Error PS/2 Keyboard Locked Onboard xxx... RTC Battery. 3. NOTE: To diagnose a problem, first...
... Clock Mismatch Real Time Clock Error CMOS Battery Bad CMOS Checksum Error Equipment Configuration Error System Management Memory Bad Memory Error at MMMM:SSSS:OOOOh RAM Parity Error PS/2 Keyboard Error or Keyboard Not Connected PS/2 Keyboard Interface Error PS/2 Keyboard Locked Onboard xxx... RTC Battery. 3. NOTE: To diagnose a problem, first...