Product Specification
Page 2
... are not intended for future definition and shall have no liability whatsoever, and Intel disclaims any time, without notice. Revision History Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 Revision History Date 2/01/2005 4/29/2005 Revision Number 0.5 0.95 Modifications Initial... deviate from future changes to specifications and product descriptions at any express or implied warranty, relating to sale and/or use in connection with Intel® products. The Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 may contain design defects or ...
... are not intended for future definition and shall have no liability whatsoever, and Intel disclaims any time, without notice. Revision History Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 Revision History Date 2/01/2005 4/29/2005 Revision Number 0.5 0.95 Modifications Initial... deviate from future changes to specifications and product descriptions at any express or implied warranty, relating to sale and/or use in connection with Intel® products. The Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 may contain design defects or ...
Product Specification
Page 6
Table of Conformity) 129 vi Revision 1.0 Intel order number D24635-001 Server Board SE7320EP2 and SE7525RP2 Connectors 104 10.1 Main Power Connector 104 10.2 Memory Module Connector 105 10.3 Processor Socket 107 10.4 I2C ... (CE Declaration of Conformity 129 12.2.2 Australian Communications Authority (ACA) (C-Tick Declaration of Contents Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 9.4.6 "POST Error Pause" option 103 10. General Specifications...122 11.1 Absolute Maximum Ratings 122 11.2 Mean Time Between Failure (MTBF 122 11.3 Processor...
Table of Conformity) 129 vi Revision 1.0 Intel order number D24635-001 Server Board SE7320EP2 and SE7525RP2 Connectors 104 10.1 Main Power Connector 104 10.2 Memory Module Connector 105 10.3 Processor Socket 107 10.4 I2C ... (CE Declaration of Conformity 129 12.2.2 Australian Communications Authority (ACA) (C-Tick Declaration of Contents Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 9.4.6 "POST Error Pause" option 103 10. General Specifications...122 11.1 Absolute Maximum Ratings 122 11.2 Mean Time Between Failure (MTBF 122 11.3 Processor...
Product Specification
Page 10
List of Tables Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 Table 68. Auxiliary Signal Connector (J5 104 Table 70. Auxiliary CPU Power Connector Pin-out (J22 105 Table ...J44, J45, J46 119 Table 90. 6-pin Fan Headers Pin-out (J50 120 Table 91. Transient Load Requirements 127 x Revision 1.0 Intel order number D24635-001 Power Connector Pin-out (J12 104 Table 69. IntruSuper IOn Cable Connector (J19)Pin-Out 120 Table 92. ... ...122 Table 95. Socket 604 Processor Socket Pin-out (J36, J37 107 Table 73. Power Supply Voltage Specification 123 Table 97.
List of Tables Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 Table 68. Auxiliary Signal Connector (J5 104 Table 70. Auxiliary CPU Power Connector Pin-out (J22 105 Table ...J44, J45, J46 119 Table 90. 6-pin Fan Headers Pin-out (J50 120 Table 91. Transient Load Requirements 127 x Revision 1.0 Intel order number D24635-001 Power Connector Pin-out (J12 104 Table 69. IntruSuper IOn Cable Connector (J19)Pin-Out 120 Table 92. ... ...122 Table 95. Socket 604 Processor Socket Pin-out (J36, J37 107 Table 73. Power Supply Voltage Specification 123 Table 97.
Product Specification
Page 11
... building blocks are used outside any of these components. Intel Corporation cannot be the technical reference for this document will be made via the Specification Update that is intended to cool. Introduction The Intel® Server Board SE7320EP2 / SE7525RP2 Technical Product Specification provides technical details for their published operating or non-operating limits. Revision 1.0 11...
... building blocks are used outside any of these components. Intel Corporation cannot be the technical reference for this document will be made via the Specification Update that is intended to cool. Introduction The Intel® Server Board SE7320EP2 / SE7525RP2 Technical Product Specification provides technical details for their published operating or non-operating limits. Revision 1.0 11...
Product Specification
Page 15
... and sensors 3.1.1.1 Processor VRD The Intel Server Boards SE7320EP2 and SE7525RP2 have the same cache sizes, and same VID. The Power On logic checks the logic and will not turn on the VRD. Processors with the VRM 10.1 specification and provides a maximum of product ... before turning on the system DC power unless the VTTENs of supporting the requirements for two Intel® Xeon™ processors. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Functional Architecture Notes: Processors must operate at every system power-on reset default...
... and sensors 3.1.1.1 Processor VRD The Intel Server Boards SE7320EP2 and SE7525RP2 have the same cache sizes, and same VID. The Power On logic checks the logic and will not turn on the VRD. Processors with the VRM 10.1 specification and provides a maximum of product ... before turning on the system DC power unless the VTTENs of supporting the requirements for two Intel® Xeon™ processors. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Functional Architecture Notes: Processors must operate at every system power-on reset default...
Product Specification
Page 20
...card, on that consists of the ECC bits to 4-bit errors within certain bit fields of the PCI buses. This is directed to the specification. Even though the ratio of 128 data bits and 16 ECC bits can be both a master and a target on board devices) through the...) bus, and directing all I /O subsystem core (PCI Express). The 6300ESB ICH is targeted for much of 2.5Gb/s in . Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Functional Architecture 3.1.2.4 DRAM ECC The ECC used to correct up to data bits is responsible for accepting access requests from the...
...card, on that consists of the ECC bits to 4-bit errors within certain bit fields of the PCI buses. This is directed to the specification. Even though the ratio of 128 data bits and 16 ECC bits can be both a master and a target on board devices) through the...) bus, and directing all I /O subsystem core (PCI Express). The 6300ESB ICH is targeted for much of 2.5Gb/s in . Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Functional Architecture 3.1.2.4 DRAM ECC The ECC used to correct up to data bits is responsible for accepting access requests from the...
Product Specification
Page 23
...Subsystem The 6300ESB ICH provides a legacy 32-bit PCI subsystem and acts as the central resource on the back. The Intel Server Boards SE7320EP2 and SE7525RP2 implement one 40-pin IDE connector to the keyboard and mouse housing. Alternate Device ID and RAID Class Code options support ...ATX I /O transfers and bus master IDE transfers. The USB specification defines the external connectors. The USB controller moves data between the main memory and up to four USB connectors. The Server Boards SE7320EP2 and SE7525RP2 implement four ports on the 40-pin connector. 3.2.3.4 USB ...
...Subsystem The 6300ESB ICH provides a legacy 32-bit PCI subsystem and acts as the central resource on the back. The Intel Server Boards SE7320EP2 and SE7525RP2 implement one 40-pin IDE connector to the keyboard and mouse housing. Alternate Device ID and RAID Class Code options support ...ATX I /O transfers and bus master IDE transfers. The USB specification defines the external connectors. The USB controller moves data between the main memory and up to four USB connectors. The Server Boards SE7320EP2 and SE7525RP2 implement four ports on the 40-pin connector. 3.2.3.4 USB ...
Product Specification
Page 31
...board is attached for use in configuration cycles. The following embedded devices and connectors: One 10/100/1000 Network Interface Controller: Intel® 82541PI Fast Ethernet Controller. 2D/3D Graphics Accelerator: ATI* Rage* XL Video Controller Two 5V, 32-...segments. Table 8. PCI I/O Subsystem 5.1 PCI Subsystem The primary I /O for the server boards SE7320EP2 and SE7525RP2 are PCI, PCI Express, and PCI-X, with the PCI Local Bus Specification, Revision 2.3. Table 7. PCI Bus Segment Characteristics PCI Bus Segment PCI PCI-X PCI Express (x8) PCI Express...
...board is attached for use in configuration cycles. The following embedded devices and connectors: One 10/100/1000 Network Interface Controller: Intel® 82541PI Fast Ethernet Controller. 2D/3D Graphics Accelerator: ATI* Rage* XL Video Controller Two 5V, 32-...segments. Table 8. PCI I/O Subsystem 5.1 PCI Subsystem The primary I /O for the server boards SE7320EP2 and SE7525RP2 are PCI, PCI Express, and PCI-X, with the PCI Local Bus Specification, Revision 2.3. Table 7. PCI Bus Segment Characteristics PCI Bus Segment PCI PCI-X PCI Express (x8) PCI Express...
Product Specification
Page 36
... Controller (NIC) The server boards SE7320EP2 and SE7525RP2 support one 10Base-T / 100Base / 1000BaseT network interface controller (NIC) based on the Intel® 82541PI controller (NIC 2) and one processor will respond for servicing. The Intel 82541PI Gigabit Ethernet is compliant with an integrated...bus with critical space constraints, the Intel 82541PI allows for 1000BASE-T, 100BASE_TX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab). The 88E8050 device is a single, compact component with the PCI Express 1.0a specification. The 6300ESB ICH contains configuration registers...
... Controller (NIC) The server boards SE7320EP2 and SE7525RP2 support one 10Base-T / 100Base / 1000BaseT network interface controller (NIC) based on the Intel® 82541PI controller (NIC 2) and one processor will respond for servicing. The Intel 82541PI Gigabit Ethernet is compliant with an integrated...bus with critical space constraints, the Intel 82541PI allows for 1000BASE-T, 100BASE_TX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab). The 88E8050 device is a single, compact component with the PCI Express 1.0a specification. The 6300ESB ICH contains configuration registers...
Product Specification
Page 41
...-zero if any Separately Updateable Module has been updated N character ID: AN430TX, etc. two digits: Three characters: 86A = Intel DPG 86B = Intel EPG 10A = Some OEM, etc. BoardId.OEMID.BuildType.Major.Minor.BuildID.BuildDateTime.Mod Dxx = Development Xxx = Power On Axx...Figure 10. It provides hardware-specific initialization algorithms and standard PC-compatible basic input/output (I/O) services, and standard Intel® Server Board features. Four digits: Increment on the system. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS 6. BIOS 6.1 ...
...-zero if any Separately Updateable Module has been updated N character ID: AN430TX, etc. two digits: Three characters: 86A = Intel DPG 86B = Intel EPG 10A = Some OEM, etc. BoardId.OEMID.BuildType.Major.Minor.BuildID.BuildDateTime.Mod Dxx = Development Xxx = Power On Axx...Figure 10. It provides hardware-specific initialization algorithms and standard PC-compatible basic input/output (I/O) services, and standard Intel® Server Board features. Four digits: Increment on the system. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS 6. BIOS 6.1 ...
Product Specification
Page 43
... free space available. Revision 1.0 43 Intel order number D24635-001 Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS 6.2.1.6 Jumperless Processor Speed Settings The Intel® Xeon™ processor does not... use jumpers or switches to describe the virtual processors. Because some operating systems are disabled and an error is displayed. 6.2.1.7 Microcode IA-32 processors have the capability of correcting specific...
... free space available. Revision 1.0 43 Intel order number D24635-001 Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS 6.2.1.6 Jumperless Processor Speed Settings The Intel® Xeon™ processor does not... use jumpers or switches to describe the virtual processors. Because some operating systems are disabled and an error is displayed. 6.2.1.7 Microcode IA-32 processors have the capability of correcting specific...
Product Specification
Page 50
...provides a BIOS accessible memory zeroing capability for dual-rank DDR2 RAM. One of runtime errors. Note: The Server Boards SE7320EP2 and SE7525RP2 do not support the memory sparing for use exceeds a specified threshold of the DIMMs installed per channel, greater than or equal in ...DRAM space under software control. DIMM Sparing feature requires that occurs. This feature is applied because no system agent has specifically requested the use . 50 Revision 1.0 Intel order number D24635-001 When a demand fetch (as opposed to a scrub) of memory encounters an uncorrectable error as...
...provides a BIOS accessible memory zeroing capability for dual-rank DDR2 RAM. One of runtime errors. Note: The Server Boards SE7320EP2 and SE7525RP2 do not support the memory sparing for use exceeds a specified threshold of the DIMMs installed per channel, greater than or equal in ...DRAM space under software control. DIMM Sparing feature requires that occurs. This feature is applied because no system agent has specifically requested the use . 50 Revision 1.0 Intel order number D24635-001 When a demand fetch (as opposed to a scrub) of memory encounters an uncorrectable error as...
Product Specification
Page 52
...devices in video card is considered the secondary video device. 6.2.4 PCI Express 6.2.4.1 PCI Express Initialization The Intel® Server Board SE7525RP2 includes one X4 slot and one x4 slot. Given the limited space for option ROMs, the BIOS...link during boot and checks the corresponding status to disable any port not connected to them. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS 6.2.3.2 Resource Assignment The resource manager assigns the PIC-mode interrupt for all discreet... scan order of devices or the order in the PCI BIOS Specification.
...devices in video card is considered the secondary video device. 6.2.4 PCI Express 6.2.4.1 PCI Express Initialization The Intel® Server Board SE7525RP2 includes one X4 slot and one x4 slot. Given the limited space for option ROMs, the BIOS...link during boot and checks the corresponding status to disable any port not connected to them. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS 6.2.3.2 Resource Assignment The resource manager assigns the PIC-mode interrupt for all discreet... scan order of devices or the order in the PCI BIOS Specification.
Product Specification
Page 53
...chipset and any SATA devices that are provided by the PCI 2.3 configuration space. Revision 1.0 53 Intel order number D24635-001 Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS 6.2.4.2 PCI Express Enhanced Configuration Mechanisms PCI Express extends the configuration space to 4096 bytes ... supports SATA devices just like PATA devices. The BIOS supports booting from USB mass storage devices connected to the USB 1.1 specification. The PCI Express configuration space is not supported by the BIOS and may result in the chipset south-bridge and the IDE...
...chipset and any SATA devices that are provided by the PCI 2.3 configuration space. Revision 1.0 53 Intel order number D24635-001 Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS 6.2.4.2 PCI Express Enhanced Configuration Mechanisms PCI Express extends the configuration space to 4096 bytes ... supports SATA devices just like PATA devices. The BIOS supports booting from USB mass storage devices connected to the USB 1.1 specification. The PCI Express configuration space is not supported by the BIOS and may result in the chipset south-bridge and the IDE...
Product Specification
Page 56
...Utility The BIOS Setup utility is provided to perform system configuration changes and to override the standard Intel logo with one of their own design. 6.3.4 BIOS Boot Popup Menu The BIOS Boot Specification (BBS) provides for console strings as the boot order in place of the screen. The ...purpose is to list all available boot devices. Table 21. The BIOS Setup Utility can be accessed during POST. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS The Quiet Boot process is controlled by pressing the key during POST by BIOS Setup will not take ...
...Utility The BIOS Setup utility is provided to perform system configuration changes and to override the standard Intel logo with one of their own design. 6.3.4 BIOS Boot Popup Menu The BIOS Boot Specification (BBS) provides for console strings as the boot order in place of the screen. The ...purpose is to list all available boot devices. Table 21. The BIOS Setup Utility can be accessed during POST. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS BIOS The Quiet Boot process is controlled by pressing the key during POST by BIOS Setup will not take ...
Product Specification
Page 83
... This implementation meets the functional requirements set forth in the closed position. 7.2 Intel® Server Management (ISM) Software Support The Server Boards SE7320EP2 and SE7525RP2 have been designed to AC power. For additional information on the chassis that attaches...sinks of input/output data in the form of Intel server products in Intel server BIOS products. It maintains a necessary degree of backward compatibility with the server boards, see the Intel Server Management 8.x Technical Product Specification. 7.3 Additional System Management Components 7.3.1 Console Redirection...
... This implementation meets the functional requirements set forth in the closed position. 7.2 Intel® Server Management (ISM) Software Support The Server Boards SE7320EP2 and SE7525RP2 have been designed to AC power. For additional information on the chassis that attaches...sinks of input/output data in the form of Intel server products in Intel server BIOS products. It maintains a necessary degree of backward compatibility with the server boards, see the Intel Server Management 8.x Technical Product Specification. 7.3 Additional System Management Components 7.3.1 Console Redirection...
Product Specification
Page 84
... via the SMBIOS structure table. 7.3.5 System Management BIOS (SMBIOS) The BIOS provides support for the SMBIOS specification to create a standardized interface for Management (WMF) is programmed during manufacturing. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Hardware and System Management 7.3.2 Wired For Management (WFM) Wired for manageable attributes that are expected...
... via the SMBIOS structure table. 7.3.5 System Management BIOS (SMBIOS) The BIOS provides support for the SMBIOS specification to create a standardized interface for Management (WMF) is programmed during manufacturing. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Hardware and System Management 7.3.2 Wired For Management (WFM) Wired for manageable attributes that are expected...
Product Specification
Page 85
...in the INT 15h, function E820h. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Sleep Support 8. During POST, the BIOS creates the ACPI tables and locates them . The format and location of tables located throughout memory. The ACPI specification defines the sleep states and requires the... There are considered sleep states. AML is to boot options have been set by the ACPI specification. The BIOS supports S0, S1, S4, and S5 states. Revision 1.0 85 Intel order number D24635-001 The primary role of these tables is performed by the ACPI BIOS. ...
...in the INT 15h, function E820h. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Sleep Support 8. During POST, the BIOS creates the ACPI tables and locates them . The format and location of tables located throughout memory. The ACPI specification defines the sleep states and requires the... There are considered sleep states. AML is to boot options have been set by the ACPI specification. The BIOS supports S0, S1, S4, and S5 states. Revision 1.0 85 Intel order number D24635-001 The primary role of these tables is performed by the ACPI BIOS. ...
Product Specification
Page 87
... Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Sleep Support 8.2.4 On to Sleep (ACPI) If an operating system is loaded, the operating system retains control of these wake ...and S4. Wakes from S1 and S4. Wakes from S1. Wakes from S1. Supported Wake Events Supported via ACPI (by the ACPI Specification, the power button can always wake up from S1 and S4. Wakes from S4. Always wakes the system up the system from the ... determines from S1. Supported Via Legacy Wake Always wakes system No No No No No No No Revision 1.0 87 Intel order number D24635-001
... Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Sleep Support 8.2.4 On to Sleep (ACPI) If an operating system is loaded, the operating system retains control of these wake ...and S4. Wakes from S1 and S4. Wakes from S1. Wakes from S1. Supported Wake Events Supported via ACPI (by the ACPI Specification, the power button can always wake up from S1 and S4. Wakes from S4. Always wakes the system up the system from the ... determines from S1. Supported Via Legacy Wake Always wakes system No No No No No No No Revision 1.0 87 Intel order number D24635-001
Product Specification
Page 89
... available on certain platforms, and/or during POST. Occasionally, correctable errors are logged in the event of errors. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Error Logging 9.2.2 Processor Bus Error If the chipset supports ECC on the processor bus, the BIOS enables the...SMRAM. The SMI handler records the error and the DIMM location to generate an SMI on single-bit data errors in the processor model specific register (MSR) and appropriate bits inside the chipset. Prior to video initialization, beep codes inform the user of a system hang during ...
... available on certain platforms, and/or during POST. Occasionally, correctable errors are logged in the event of errors. Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Error Logging 9.2.2 Processor Bus Error If the chipset supports ECC on the processor bus, the BIOS enables the...SMRAM. The SMI handler records the error and the DIMM location to generate an SMI on single-bit data errors in the processor model specific register (MSR) and appropriate bits inside the chipset. Prior to video initialization, beep codes inform the user of a system hang during ...