Data Sheet
Page 1
Intel® Pentium® 4 Processors 570/571, 560/561, 550/551, 540/541, 530/531 and 520/521∆ Supporting Hyper-Threading Technology1 Datasheet On 90 nm Process in 775-land LGA Package and supporting Intel® Extended Memory 64 TechnologyΦ May 2005 Document Number: 302351-004
Intel® Pentium® 4 Processors 570/571, 560/561, 550/551, 540/541, 530/531 and 520/521∆ Supporting Hyper-Threading Technology1 Datasheet On 90 nm Process in 775-land LGA Package and supporting Intel® Extended Memory 64 TechnologyΦ May 2005 Document Number: 302351-004
Data Sheet
Page 2
... hardware and software you use. Intel, Pentium, Itanium, Intel Xeon, Intel NetBurst and the Intel logo are not a measure of any time, without an Intel EM64T-enabled BIOS. Processor numbers differentiate features within each processor family, not across different processor families. 1Hyper-Threading Technology requires ... design defects or errors known as the property of Intel Corporation or its subsidiaries in the 775-land package on which processors support HT Technology. ΦIntel® Extended Memory 64 Technology (Intel® EM64T) requires a computer system with your...
... hardware and software you use. Intel, Pentium, Itanium, Intel Xeon, Intel NetBurst and the Intel logo are not a measure of any time, without an Intel EM64T-enabled BIOS. Processor numbers differentiate features within each processor family, not across different processor families. 1Hyper-Threading Technology requires ... design defects or errors known as the property of Intel Corporation or its subsidiaries in the 775-land package on which processors support HT Technology. ΦIntel® Extended Memory 64 Technology (Intel® EM64T) requires a computer system with your...
Data Sheet
Page 3
...2.2 Power and Ground Lands 15 2.3 Decoupling Guidelines...15 2.3.1 VCC Decoupling ...16 2.3.2 FSB GTL+ Decoupling 16 2.3.3 FSB Clock (BCLK[1:0]) and Processor Clocking 16 2.4 Voltage Identification ...17 2.4.1 Phase Lock Loop (PLL) Power and Filter 19 2.5 Reserved, Unused, FC and TESTHI Signals 20 2.6...Test Access Port (TAP) Connection 23 2.9 FSB Frequency Select Signals (BSEL[2:0 23 2.10 Absolute Maximum and Minimum Ratings 24 2.11 Processor DC Specifications 24 2.12 VCC Overshoot Specification 33 2.12.1 Die Voltage Validation 33 2.13 GTL+ FSB Specifications...34 3 Package Mechanical...
...2.2 Power and Ground Lands 15 2.3 Decoupling Guidelines...15 2.3.1 VCC Decoupling ...16 2.3.2 FSB GTL+ Decoupling 16 2.3.3 FSB Clock (BCLK[1:0]) and Processor Clocking 16 2.4 Voltage Identification ...17 2.4.1 Phase Lock Loop (PLL) Power and Filter 19 2.5 Reserved, Unused, FC and TESTHI Signals 20 2.6...Test Access Port (TAP) Connection 23 2.9 FSB Frequency Select Signals (BSEL[2:0 23 2.10 Absolute Maximum and Minimum Ratings 24 2.11 Processor DC Specifications 24 2.12 VCC Overshoot Specification 33 2.12.1 Die Voltage Validation 33 2.13 GTL+ FSB Specifications...34 3 Package Mechanical...
Data Sheet
Page 4
... 86 6.2.3 Stop-Grant State...87 6.2.4 Enhanced HALT Snoop or HALT Snoop State, Grant Snoop State 88 7 Boxed Processor Specifications ...89 7.1 Mechanical Specifications 90 7.1.1 Boxed Processor Cooling Solution Dimensions 90 7.1.2 Boxed Processor Fan Heatsink Weight 91 7.1.3 Boxed Processor Retention Mechanism and Heatsink Attach Clip Assembly 91 7.2 Electrical Requirements...91 7.2.1 Fan Heatsink Power Supply 91 7.3 Thermal...
... 86 6.2.3 Stop-Grant State...87 6.2.4 Enhanced HALT Snoop or HALT Snoop State, Grant Snoop State 88 7 Boxed Processor Specifications ...89 7.1 Mechanical Specifications 90 7.1.1 Boxed Processor Cooling Solution Dimensions 90 7.1.2 Boxed Processor Fan Heatsink Weight 91 7.1.3 Boxed Processor Retention Mechanism and Heatsink Attach Clip Assembly 91 7.2 Electrical Requirements...91 7.2.1 Fan Heatsink Power Supply 91 7.3 Thermal...
Data Sheet
Page 5
... Example Waveform 33 3-1 Processor Package Assembly Sketch 35 3-2 Processor Package Drawing 1 36 3-3 Processor Package Drawing 2 37 3-4 Processor Package Drawing 3 38 3-5 Processor Top-Side Marking Example 40 3-6 Processor Top-Side Marking Example for the Boxed Processor (Overall View 91 7-5 Boxed Processor Fan Heatsink Power Cable Connector Description 92 7-6 Baseboard Power Header Placement Relative to Processor Socket 93 7-7 Boxed Processor Fan Heatsink Airspace...
... Example Waveform 33 3-1 Processor Package Assembly Sketch 35 3-2 Processor Package Drawing 1 36 3-3 Processor Package Drawing 2 37 3-4 Processor Package Drawing 3 38 3-5 Processor Top-Side Marking Example 40 3-6 Processor Top-Side Marking Example for the Boxed Processor (Overall View 91 7-5 Boxed Processor Fan Heatsink Power Cable Connector Description 92 7-6 Baseboard Power Header Placement Relative to Processor Socket 93 7-7 Boxed Processor Fan Heatsink Airspace...
Data Sheet
Page 6
... Absolute Maximum Ratings 24 2-8 Voltage and Current Specifications 25 2-9 VCC Static and Transient Tolerance for 775_VR_CONFIG_04A Processors 27 2-10 VCC Static and Transient Tolerance for 775_VR_CONFIG_04B Processors 29 2-11 GTL+ Asynchronous Signal Group DC Specifications 31 2-12 GTL+ Signal Group DC Specifications 31 2-13 PWRGOOD and TAP Signal Group DC Specifications 32...
... Absolute Maximum Ratings 24 2-8 Voltage and Current Specifications 25 2-9 VCC Static and Transient Tolerance for 775_VR_CONFIG_04A Processors 27 2-10 VCC Static and Transient Tolerance for 775_VR_CONFIG_04B Processors 29 2-11 GTL+ Asynchronous Signal Group DC Specifications 31 2-12 GTL+ Signal Group DC Specifications 31 2-13 PWRGOOD and TAP Signal Group DC Specifications 32...
Data Sheet
Page 7
... Datasheet 7 Revision History Contents Revision No. -001 -002 -003 -004 Description • Initial release • Added specifications for processor number 550 with PRB = 0 • Added support for Execute Disable Bit capability • Added Icc Enhanced Auto Halt specifications ...8226; Added support for Thermal Monitor 2 • Added specifications for processor number 570 with PRB = 1 • Added specifications for processor numbers 571, 561, 551, 541, 531, and 521. • Modified Table 2-3, "FSB Signal Groups". • Added Note 5 to ...
... Datasheet 7 Revision History Contents Revision No. -001 -002 -003 -004 Description • Initial release • Added specifications for processor number 550 with PRB = 0 • Added support for Execute Disable Bit capability • Added Icc Enhanced Auto Halt specifications ...8226; Added support for Thermal Monitor 2 • Added specifications for processor number 570 with PRB = 1 • Added specifications for processor numbers 571, 561, 551, 541, 531, and 521. • Modified Table 2-3, "FSB Signal Groups". • Added Note 5 to ...
Data Sheet
Page 9
... Technology1 (HT Technology) for all frequencies with 800 MHz front side bus (FSB) • Intel® Pentium® 4 processors 571, 561, 551, 541, 531, and 521 support Intel® Extended Memory 64 Technology (EM64T)Φ • Supports Execute Disable Bit capability •...associativity provides improved cache hit rate on load/store operations • 775-land Package The Intel® Pentium® 4 processor family supporting Hyper-Threading Technology1 (HT Technology) delivers Intel's advanced, powerful processors for desktop PCs and entry-level workstations that are based on -die...
... Technology1 (HT Technology) for all frequencies with 800 MHz front side bus (FSB) • Intel® Pentium® 4 processors 571, 561, 551, 541, 531, and 521 support Intel® Extended Memory 64 Technology (EM64T)Φ • Supports Execute Disable Bit capability •...associativity provides improved cache hit rate on load/store operations • 775-land Package The Intel® Pentium® 4 processor family supporting Hyper-Threading Technology1 (HT Technology) delivers Intel's advanced, powerful processors for desktop PCs and entry-level workstations that are based on -die...
Data Sheet
Page 11
... socket. The Intel NetBurst microarchitecture FSB uses SourceSynchronous Transfer (SST) of these new instructions as the processor. Note: In this document the Pentium 4 processor on 90 nm process in the 775-land package supports Hyper-Threading Technology1. TTehcehInnotelolgPyen(EtiMum644Tp)Φrocaessasnoren5h7a1n, c5e6m1,e5n4t 1to, 531, and 521 Intel's IA-32 support Intel® Extended Memory 64 architecture. The Pentium 4 processor in...
... socket. The Intel NetBurst microarchitecture FSB uses SourceSynchronous Transfer (SST) of these new instructions as the processor. Note: In this document the Pentium 4 processor on 90 nm process in the 775-land package supports Hyper-Threading Technology1. TTehcehInnotelolgPyen(EtiMum644Tp)Φrocaessasnoren5h7a1n, c5e6m1,e5n4t 1to, 531, and 521 Intel's IA-32 support Intel® Extended Memory 64 architecture. The Pentium 4 processor in...
Data Sheet
Page 12
...; Processor in the 775-land package. • Processor core - For this document, the term processor is available in use . • Intel 925X/915G/915P Express chipsets - Chip Land Grid Array 4 package, consisting of the Pentium 4 processor in the 775-land package - Component thermal solutions interface with an integrated heat spreader (IHS). • LGA775 socket - Introduction 1.1 1.1.1 The Pentium 4 processor on the processor. hence...
...; Processor in the 775-land package. • Processor core - For this document, the term processor is available in use . • Intel 925X/915G/915P Express chipsets - Chip Land Grid Array 4 package, consisting of the Pentium 4 processor in the 775-land package - Component thermal solutions interface with an integrated heat spreader (IHS). • LGA775 socket - Introduction 1.1 1.1.1 The Pentium 4 processor on the processor. hence...
Data Sheet
Page 13
...intel.com/ design/Pentium4/ specupdt/302352.htm Intel® Pentium® 4 Processor on the packaging material. • Functional operation-Refers to any supply voltages, have any I/Os biased, or receive any mechanical features for heatsink attach, a retention mechanism is independent of the socket... platform, in the 775-Land Package Thermal Design Guidelines http://developer.intel.com/ design/Pentium4/guides/ 302553.htm Voltage Regulator Down (VRD) 10.1 Design Guide For Desktop LGA775 Socket Intel® Architecture Software Developer's Manual IA-32 Intel® Architecture Software ...
...intel.com/ design/Pentium4/ specupdt/302352.htm Intel® Pentium® 4 Processor on the packaging material. • Functional operation-Refers to any supply voltages, have any I/Os biased, or receive any mechanical features for heatsink attach, a retention mechanism is independent of the socket... platform, in the 775-Land Package Thermal Design Guidelines http://developer.intel.com/ design/Pentium4/guides/ 302553.htm Voltage Regulator Down (VRD) 10.1 Design Guide For Desktop LGA775 Socket Intel® Architecture Software Developer's Manual IA-32 Intel® Architecture Software ...
Data Sheet
Page 15
...processor frequency increases. Some GTL+ signals do so can result in the 775-land package has 226 VCC (power), 24 VTT and 273 VSS (ground) lands. Analog signal simulation of the processor interfaces and signals. The processor...processor silicon and are provided on the system board. This configuration allows for most GTL+ signals. Intel.... FSB and GTLREF Most processor FSB signals use Gunning Transceiver...distribution, the Pentium 4 processor in timing ...connected to the processor remains within ... the processor is ...processor families. Failure to the Voltage Regulator Down (VRD) 10.1 Design ...
...processor frequency increases. Some GTL+ signals do so can result in the 775-land package has 226 VCC (power), 24 VTT and 273 VSS (ground) lands. Analog signal simulation of the processor interfaces and signals. The processor...processor silicon and are provided on the system board. This configuration allows for most GTL+ signals. Intel.... FSB and GTLREF Most processor FSB signals use Gunning Transceiver...distribution, the Pentium 4 processor in timing ...connected to the processor remains within ... the processor is ...processor families. Failure to the Voltage Regulator Down (VRD) 10.1 Design ...
Data Sheet
Page 16
... decoupling capacitance on the die as well as the core frequency of the processor. Table 2-1. The Pentium 4 processor in the 775-land package uses a differential clocking implementation. Individual processors operate only at its default ratio during manufacturing. For more information on the... to the Voltage Regulator Down (VRD) 10.1 Design Guide For Desktop LGA775 Socket. 2.3.2 FSB GTL+ Decoupling The Pentium 4 processor in the 775-land package integrates signal termination on the processor package. Decoupling must be provided by the system baseboard for the large current...
... decoupling capacitance on the die as well as the core frequency of the processor. Table 2-1. The Pentium 4 processor in the 775-land package uses a differential clocking implementation. Individual processors operate only at its default ratio during manufacturing. For more information on the... to the Voltage Regulator Down (VRD) 10.1 Design Guide For Desktop LGA775 Socket. 2.3.2 FSB GTL+ Decoupling The Pentium 4 processor in the 775-land package integrates signal termination on the processor package. Decoupling must be provided by the system baseboard for the large current...
Data Sheet
Page 17
... for the Pentium 4 processor in the 775-land package is stable. A '1' in the 775-land package. GTLREF_SEL = 0 for the Pentium 4 processor in the 775-land package. Datasheet 17 The specifications have been set by the VID signals is used by the Voltage Regulator Down (VRD) 10.1 Design Guide For Desktop LGA775 Socket. LL_ID[1:0] = 00 for the Pentium 4 processor in this...
... for the Pentium 4 processor in the 775-land package is stable. A '1' in the 775-land package. GTLREF_SEL = 0 for the Pentium 4 processor in the 775-land package. Datasheet 17 The specifications have been set by the VID signals is used by the Voltage Regulator Down (VRD) 10.1 Design Guide For Desktop LGA775 Socket. LL_ID[1:0] = 00 for the Pentium 4 processor in this...
Data Sheet
Page 19
... (i.e., maximum frequency). Electrical Specifications 2.4.1 Phase Lock Loop (PLL) Power and Filter VCCA and VCCIOPLL are power sources required by the PLL clock generators for the Pentium 4 processor in Figure 2-1. . fpeak, if existent, should be low pass filtered from 66 MHz to core frequency The filter requirements are analog, they require low noise... these supplies must be less than 0.05 MHz. No specification exists for minimum jitter. Figure 2-1. To prevent this degradation, these PLLs are illustrated in the 775-land package.
... (i.e., maximum frequency). Electrical Specifications 2.4.1 Phase Lock Loop (PLL) Power and Filter VCCA and VCCIOPLL are power sources required by the PLL clock generators for the Pentium 4 processor in Figure 2-1. . fpeak, if existent, should be low pass filtered from 66 MHz to core frequency The filter requirements are analog, they require low noise... these supplies must be less than 0.05 MHz. No specification exists for minimum jitter. Figure 2-1. To prevent this degradation, these PLLs are illustrated in the 775-land package.
Data Sheet
Page 20
...complicate debug probing, and prevent boundary scan testing. FCx signals are signals that are available for each other processors. Note that do not include on the Pentium 4 processor in component malfunction or incompatibility with other TESTHI signals • TESTHI12 - Unused active high inputs should be...TESTHI signals • TESTHI13 - Unused outputs can result in the 775-land package to allow signals to power or ground, a resistor will also allow for a land listing of the processor and the location of the board transmission line traces. cannot be ...
...complicate debug probing, and prevent boundary scan testing. FCx signals are signals that are available for each other processors. Note that do not include on the Pentium 4 processor in component malfunction or incompatibility with other TESTHI signals • TESTHI12 - Unused active high inputs should be...TESTHI signals • TESTHI13 - Unused outputs can result in the 775-land package to allow signals to power or ground, a resistor will also allow for a land listing of the processor and the location of the board transmission line traces. cannot be ...
Data Sheet
Page 22
... actively driven high (during the active-to 1 transition) by the processor. All of RESET# defines the processor configuration options. In systems with no connects. 3. See Table 2-13 for signal descriptions. 2. Table 2-5. In processor systems where there is no debug port implemented on -die termination. ...2. These signals also have RTT, nor are required to be asserted/de-asserted for at least six BCLKs for the processor to support a debug port interposer. Electrical Specifications NOTES: 1. Refer to the reference voltage. Signals that do not have setup or...
... actively driven high (during the active-to 1 transition) by the processor. All of RESET# defines the processor configuration options. In systems with no connects. 3. See Table 2-13 for signal descriptions. 2. Table 2-5. In processor systems where there is no debug port implemented on -die termination. ...2. These signals also have RTT, nor are required to be asserted/de-asserted for at least six BCLKs for the processor to support a debug port interposer. Electrical Specifications NOTES: 1. Refer to the reference voltage. Signals that do not have setup or...
Data Sheet
Page 23
...frequency is determined by a 133 MHz or 200 MHz BCLK[1:0] frequency). A translation buffer should be used to select the frequency of the processor input clock (BCLK[1:0]). Similar considerations must operate at their specified FSB frequency. BSEL[2:0] Frequency Table for TCK, TMS, TRST#, TDI, ... logic, it is recommended that the Pentium 4 processor in the 775-land package be first in the 775-land package currently operates at a 533 MHz or 800 MHz FSB frequency (selected by the processor, chipset, and clock synthesizer. The Pentium 4 processor in the TAP chain and followed by ...
...frequency is determined by a 133 MHz or 200 MHz BCLK[1:0] frequency). A translation buffer should be used to select the frequency of the processor input clock (BCLK[1:0]). Similar considerations must operate at their specified FSB frequency. BSEL[2:0] Frequency Table for TCK, TMS, TRST#, TDI, ... logic, it is recommended that the Pentium 4 processor in the 775-land package be first in the 775-land package currently operates at a 533 MHz or 800 MHz FSB frequency (selected by the processor, chipset, and clock synthesizer. The Pentium 4 processor in the TAP chain and followed by ...
Data Sheet
Page 24
...-term reliability of time then, when returned to GTL+. Table 2-8 through Table 2-15 list the DC specifications for the Pentium 4 processor in the 775-land package and are in permanent damage to the processor used low-voltage CMOS buffer types. Electrical Specifications 2.10 Absolute Maximum and Minimum Ratings Table 2-7 specifies absolute maximum and minimum...
...-term reliability of time then, when returned to GTL+. Table 2-8 through Table 2-15 list the DC specifications for the Pentium 4 processor in the 775-land package and are in permanent damage to the processor used low-voltage CMOS buffer types. Electrical Specifications 2.10 Absolute Maximum and Minimum Ratings Table 2-7 specifies absolute maximum and minimum...
Data Sheet
Page 25
... (Sheet 1 of 2) Symbol VID range VCC VCC ICC Parameter VID Processor Number Core Frequency 570/571 560/561 550 VCC for 775_VR_CONFIG_04B processors 3.80 GHZ (PRB = 1) 3.60 GHz (PRB = 1) 3.40 GHz (PRB = 1) 550/551 540/541 530/531 520/521 VCC for 775_VR_CONFIG_04A processors 3.40 GHz (PRB = 0) 3.20 GHz (PRB = 0) 3 ...GHz (PRB = 0) 2.80 GHz (PRB = 0) 570/571 560/561 550 550/551 540/541 530/531 520/521 ICC for processor with multiple VID 3.80 GHZ (PRB = 1) 3.60 GHz (PRB = 1) 3.40 GHz (PRB = 1) 3.40 GHz (PRB = 0) 3.20 GHz (PRB = 0) 3 GHz (PRB = 0) 2.80 ...
... (Sheet 1 of 2) Symbol VID range VCC VCC ICC Parameter VID Processor Number Core Frequency 570/571 560/561 550 VCC for 775_VR_CONFIG_04B processors 3.80 GHZ (PRB = 1) 3.60 GHz (PRB = 1) 3.40 GHz (PRB = 1) 550/551 540/541 530/531 520/521 VCC for 775_VR_CONFIG_04A processors 3.40 GHz (PRB = 0) 3.20 GHz (PRB = 0) 3 ...GHz (PRB = 0) 2.80 GHz (PRB = 0) 570/571 560/561 550 550/551 540/541 530/531 520/521 ICC for processor with multiple VID 3.80 GHZ (PRB = 1) 3.60 GHz (PRB = 1) 3.40 GHz (PRB = 1) 3.40 GHz (PRB = 0) 3.20 GHz (PRB = 0) 3 GHz (PRB = 0) 2.80 ...