Aspire 5630-Veriton M460 Service Guide
Page 22
Chapter 2 Hardware Specifications and Configurations Processor Type Item Socket FSB Minimum operating speed Specification I Intel Celeron / Celeron D / Pentium 4 / Pentium D /Pentium Dual Core / Core 2 Duo / Core2 Quad / Yorkfield / Wolfdale LGA 775 pin ... ROM size Support protocol Device Boot Support Support to LS-120 drive Support to BIOS boot block feature Specification Phoenix Award or AMI Kernel with Acer skin V6.0 SPI Flash 4 Mb PXE 2.1 DMI V.2.0(s)or 2.1 SMBIOS 2.5 ACPI v3.0b - 1st priority: SATA HDD - 2nd priority: CD-ROM - 3rd priority: FDD - 4th priority...
Chapter 2 Hardware Specifications and Configurations Processor Type Item Socket FSB Minimum operating speed Specification I Intel Celeron / Celeron D / Pentium 4 / Pentium D /Pentium Dual Core / Core 2 Duo / Core2 Quad / Yorkfield / Wolfdale LGA 775 pin ... ROM size Support protocol Device Boot Support Support to LS-120 drive Support to BIOS boot block feature Specification Phoenix Award or AMI Kernel with Acer skin V6.0 SPI Flash 4 Mb PXE 2.1 DMI V.2.0(s)or 2.1 SMBIOS 2.5 ACPI v3.0b - 1st priority: SATA HDD - 2nd priority: CD-ROM - 3rd priority: FDD - 4th priority...
Aspire 5630-Veriton M460 Service Guide
Page 39
...It is Hyper Transport between CPU and North Bridge. Software applications will still be available for use. When disabled, the processor's SSE and SSE2 instruction sets are enabled. Enabling pulse spectrum spread modulation changes the extreme values from spikes to better ...process large amounts of those instructions to process multiple data elements simultaneously. However, the processor's MMX instruction set will not be outweighed by problems with timing-critical devices, such as a clock-sensitive SCSI device. ...
...It is Hyper Transport between CPU and North Bridge. Software applications will still be available for use. When disabled, the processor's SSE and SSE2 instruction sets are enabled. Enabling pulse spectrum spread modulation changes the extreme values from spikes to better ...process large amounts of those instructions to process multiple data elements simultaneously. However, the processor's MMX instruction set will not be outweighed by problems with timing-critical devices, such as a clock-sensitive SCSI device. ...
Aspire 5630-Veriton M460 Service Guide
Page 54
... This option allows you are overlooking because even a slight jitter can introduce a temporary boost in clock speed which may just cause your over lock ed processor to lock up. This item specifies CPU Manufacturer This item specifies CPU frequency When the motherboard's clock generator pulses, the extreme values (spikes) of the...
... This option allows you are overlooking because even a slight jitter can introduce a temporary boost in clock speed which may just cause your over lock ed processor to lock up. This item specifies CPU Manufacturer This item specifies CPU frequency When the motherboard's clock generator pulses, the extreme values (spikes) of the...