User Manual
Page 172
A.4 Debug code table Code CPU INIT DET CPU CHIPINIT DET DRAM DC FCODE EFSHADOW INIT IO INIT HWM CLR SCRN INIT8042 ENABLEKB DIS MS R/W FSEG DET FLASH TESTCMOS PRG CHIP INIT CLK CHECKCPU INTRINIT INITINT9 CPUSPEED VGA BIOS TESTVRAM RESET KB Description CPU Initiation Test CMOS R/W functionality....speaker. Program early chipset according to see whether it is R/W-able or not. Put information on screen display, including BIOS logo, CPU type, CPU speed . Initialize Hardware Monitor. 1. Enable keyboard interface. 1. Invoke video BIOS. Use walking 1's algorithm to check out interface in...
A.4 Debug code table Code CPU INIT DET CPU CHIPINIT DET DRAM DC FCODE EFSHADOW INIT IO INIT HWM CLR SCRN INIT8042 ENABLEKB DIS MS R/W FSEG DET FLASH TESTCMOS PRG CHIP INIT CLK CHECKCPU INTRINIT INITINT9 CPUSPEED VGA BIOS TESTVRAM RESET KB Description CPU Initiation Test CMOS R/W functionality....speaker. Program early chipset according to see whether it is R/W-able or not. Put information on screen display, including BIOS logo, CPU type, CPU speed . Initialize Hardware Monitor. 1. Enable keyboard interface. 1. Invoke video BIOS. Use walking 1's algorithm to check out interface in...
User Manual
Page 173
... MEM SHOW MP PNP LOGO ONBD IO EN SETUP MSINSTAL CHK ACPI EN CACHE SET CHIP AUTO CFG INIT FDC DET IDE COM/LPT DET FPU CPU CHG EZ FLASH CPR FAIL FAN FAIL UCODEERR FLOPYERR KB ERROR HD ERR CMOS ERR MS ERROR SMARTERR HM ERROR AINETERR CASEOPEN ...PASSWORD Test 8254 Test 8259 interrupt mask bits for password. Recover the text fond used by testing the last double word of each CPU are not identical. ASUS Maximus II Formula A-5 Initialize floppy controller 2. Initialize L2 cache for function call: INT 15h ax=E820h Turn on L2 cache Program chipset registers according to...
... MEM SHOW MP PNP LOGO ONBD IO EN SETUP MSINSTAL CHK ACPI EN CACHE SET CHIP AUTO CFG INIT FDC DET IDE COM/LPT DET FPU CPU CHG EZ FLASH CPR FAIL FAN FAIL UCODEERR FLOPYERR KB ERROR HD ERR CMOS ERR MS ERROR SMARTERR HM ERROR AINETERR CASEOPEN ...PASSWORD Test 8254 Test 8259 interrupt mask bits for password. Recover the text fond used by testing the last double word of each CPU are not identical. ASUS Maximus II Formula A-5 Initialize floppy controller 2. Initialize L2 cache for function call: INT 15h ax=E820h Turn on L2 cache Program chipset registers according to...
User Manual
Page 174
Set up ACPI table at top of IRQs. Clear noise of memory. 5. Program daylight saving 2. Boot attempt (INT 19h) A-6 Appendix: CPU features Invoke ISA adapter ROMs 6. Build MP table 2. Build & update ESCD 3. Load CMOS time into DOS timer tick 5. USB final Initialization 2. Assign IRQs to 20h ... & typematic rate 1. Set CMOS century to PCI devices 7. Initialize device option ROMs. 1. NET PC: Build SYSID structure 3. Switch screen back to text mode 4. USB FINAL INIT ROM NUM LOCK UPDT DMI INT 19H Initialize PnP boot devices 1.
Set up ACPI table at top of IRQs. Clear noise of memory. 5. Program daylight saving 2. Boot attempt (INT 19h) A-6 Appendix: CPU features Invoke ISA adapter ROMs 6. Build MP table 2. Build & update ESCD 3. Load CMOS time into DOS timer tick 5. USB final Initialization 2. Assign IRQs to 20h ... & typematic rate 1. Set CMOS century to PCI devices 7. Initialize device option ROMs. 1. NET PC: Build SYSID structure 3. Switch screen back to text mode 4. USB FINAL INIT ROM NUM LOCK UPDT DMI INT 19H Initialize PnP boot devices 1.