M7VIG Pro D user's manual
Page 5
... LAN jack. Front Side 3 Slots Three 32-bits PCI bus master slots. PS/2 mouse and PS/2 keyboard. 4 USB2.0 ports. Chipset North Bridge: VIA KM266 (VT8375). On Board IDE Supports four IDE disk drives. Hardware CPU Provides Socket A. Supports 2 channels. Supports single... AMD® for Athlon™ (Thunderbird™)/ Athlon™ XP/ Duron™ processors. English M7VIG Pro-D Features A. Super I/O Chip: Winbond W83697HF. Main Memory Supports up to 2 DDR devices. Supports PIO Mode 4, Master Mode and Ultra...
... LAN jack. Front Side 3 Slots Three 32-bits PCI bus master slots. PS/2 mouse and PS/2 keyboard. 4 USB2.0 ports. Chipset North Bridge: VIA KM266 (VT8375). On Board IDE Supports four IDE disk drives. Hardware CPU Provides Socket A. Supports 2 channels. Supports single... AMD® for Athlon™ (Thunderbird™)/ Athlon™ XP/ Duron™ processors. English M7VIG Pro-D Features A. Super I/O Chip: Winbond W83697HF. Main Memory Supports up to 2 DDR devices. Supports PIO Mode 4, Master Mode and Ultra...
M7VIG Pro D BIOS setup guide
Page 2
...is then stored in battery-backed RAM so that it retains the Setup information when the power is a custom version of the chipset controlling the entire system. The BIOS provides critical low-level support for detailed fine-tuning of an industry standard BIOS. Power ... Management Interrupt (SMI). It provides ASL code for power management and device configuration capabilities as disk drives and serial and parallel ports. M7VIG Pro-D BIOS Setup BIOS Setup Introduction This manual discussed Award™ Setup program built into the ROM BIOS. ESCD (Extended System Configuration Data...
...is then stored in battery-backed RAM so that it retains the Setup information when the power is a custom version of the chipset controlling the entire system. The BIOS provides critical low-level support for detailed fine-tuning of an industry standard BIOS. Power ... Management Interrupt (SMI). It provides ASL code for power management and device configuration capabilities as disk drives and serial and parallel ports. M7VIG Pro-D BIOS Setup BIOS Setup Introduction This manual discussed Award™ Setup program built into the ROM BIOS. ESCD (Extended System Configuration Data...
M7VIG Pro D BIOS setup guide
Page 5
...for this function is having problems particularly with to reload the BIOS when the system is strongly recommended not to configure special chipset features. Not properly change CPU Vcore Voltage and CPU/PCI clock. (However, this system. A confirmation message will prohibit ...everyone except the supervisor from making changes using the CMOS Setup Utility. M7VIG Pro-D BIOS Setup Advanced Chipset Features This submenu allows you to use. Frequency Control This submenu allows you to change the voltage and clock may cause...
...for this function is having problems particularly with to reload the BIOS when the system is strongly recommended not to configure special chipset features. Not properly change CPU Vcore Voltage and CPU/PCI clock. (However, this system. A confirmation message will prohibit ...everyone except the supervisor from making changes using the CMOS Setup Utility. M7VIG Pro-D BIOS Setup Advanced Chipset Features This submenu allows you to use. Frequency Control This submenu allows you to change the voltage and clock may cause...
M7VIG Pro D BIOS setup guide
Page 11
... Selects the NumLock. Normal A pin in use, you to enable or disable "Level 2" secondary cache on . Fast (default) Lets chipset control Gate A20. 10 The Choices: Enabled (default) Enable cache. CPU L2 Cache ECC Checking This item allows you power up . ...Enable quick POST. Disabled Normal POST. Gate A20 Option Select if chipset or keyboard controller should control Gate A20. Off Numpad is number keys. Disabled Disable cache. The Choices: Disabled, Enabled (default). M7VIG Pro-D BIOS Setup Boot Up Floppy Seek Enabling this option reduces the time...
... Selects the NumLock. Normal A pin in use, you to enable or disable "Level 2" secondary cache on . Fast (default) Lets chipset control Gate A20. 10 The Choices: Enabled (default) Enable cache. CPU L2 Cache ECC Checking This item allows you power up . ...Enable quick POST. Disabled Normal POST. Gate A20 Option Select if chipset or keyboard controller should control Gate A20. Off Numpad is number keys. Disabled Disable cache. The Choices: Disabled, Enabled (default). M7VIG Pro-D BIOS Setup Boot Up Floppy Seek Enabling this option reduces the time...
M7VIG Pro D BIOS setup guide
Page 14
M7VIG Pro-D BIOS Setup 4 Advanced Chipset Features This submenu allows you to system memory resources, such as DRAM. Advanced Chipset Setup DRAM Clock/Drive Control To control the Clock/Drive. Figure 4. It also coordinates communications with the following options: DRAM Clock This... you a submenu with the PCI bus. The Choices: 100MHz, 133MHz, By SPD (default). 13 This chipset manage bus speeds and access to configure the specific features of the chipset installed on your system have been optimized and therefore should not be changed incorrectly. The default settings that came...
M7VIG Pro-D BIOS Setup 4 Advanced Chipset Features This submenu allows you to system memory resources, such as DRAM. Advanced Chipset Setup DRAM Clock/Drive Control To control the Clock/Drive. Figure 4. It also coordinates communications with the following options: DRAM Clock This... you a submenu with the PCI bus. The Choices: 100MHz, 133MHz, By SPD (default). 13 This chipset manage bus speeds and access to configure the specific features of the chipset installed on your system have been optimized and therefore should not be changed incorrectly. The default settings that came...
M7VIG Pro D BIOS setup guide
Page 17
...this option allows caching of memory will cause conflicts and result in system errors. The Choices: Disabled (default), Enabled. PCI Delay Transaction The chipset has an embedded 32-bit posted write buffer to support compliance with PCI specification. However, any program writes to this area is reserved, ...), 15M - 16M. The Choices: Enabled, Disabled (default). PCI2 Post Write When Enabled, CPU writes are allowed to post on the PCI bus. M7VIG Pro-D BIOS Setup PCI1 Post Write When Enabled, CPU writes are allowed to post on the AGP bus. The Choices: Enabled (default), Disabled.
...this option allows caching of memory will cause conflicts and result in system errors. The Choices: Disabled (default), Enabled. PCI Delay Transaction The chipset has an embedded 32-bit posted write buffer to support compliance with PCI specification. However, any program writes to this area is reserved, ...), 15M - 16M. The Choices: Enabled, Disabled (default). PCI2 Post Write When Enabled, CPU writes are allowed to post on the PCI bus. M7VIG Pro-D BIOS Setup PCI1 Post Write When Enabled, CPU writes are allowed to post on the AGP bus. The Choices: Enabled (default), Disabled.
M7VIG Pro D BIOS setup guide
Page 18
.../ Output) fields let you install a primary and / or secondary add-in IDE interface, set a PIO mode (0-4) for two IDE channels. M7VIG Pro-D BIOS Setup 5 Integrated Peripherals Figure 5. If you highlight the literal "Press Enter" next to the "Onchip IDE Control" label and then press... take you install a primary and/or secondary add-in IDE interface, select "Disabled" to "Disabled". Integrated Peripherals OnChip IDE Control The chipset contains a PCI IDE interface with support for each channel separately. Modes 0 17 The Choices: Enabled (default), Disabled. Select Enabled to activate...
.../ Output) fields let you install a primary and / or secondary add-in IDE interface, set a PIO mode (0-4) for two IDE channels. M7VIG Pro-D BIOS Setup 5 Integrated Peripherals Figure 5. If you highlight the literal "Press Enter" next to the "Onchip IDE Control" label and then press... take you install a primary and/or secondary add-in IDE interface, select "Disabled" to "Disabled". Integrated Peripherals OnChip IDE Control The chipset contains a PCI IDE interface with support for each channel separately. Modes 0 17 The Choices: Enabled (default), Disabled. Select Enabled to activate...