Specifications
Page 2
...incompatibilities arising from published specifications. For more information, see http://www.intel.com/technology/security Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for use ....system vendor for Directed I/O (Intel® VT-d)), a Intel TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and an Intel TXT-compatible measured launched environment (MLE). Intel, Intel Core, Celeron, Pentium, Intel Xeon, Intel Atom, Intel SpeedStep, and the Intel logo are referenced in nuclear...
...incompatibilities arising from published specifications. For more information, see http://www.intel.com/technology/security Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for use ....system vendor for Directed I/O (Intel® VT-d)), a Intel TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and an Intel TXT-compatible measured launched environment (MLE). Intel, Intel Core, Celeron, Pentium, Intel Xeon, Intel Atom, Intel SpeedStep, and the Intel logo are referenced in nuclear...
Specifications
Page 5
... update document. -010 -011 -012 Updated Processor Identification table to this specification Update in Component Identification table. AAU108 Updated problem statement for the Intel® Core™ i5-655K and i3-550 processor. Added Errataum AAU92. Added Errata AAU93 - all...008 -009 Updated Processor Identification table to include the SKU information for the Intel® Core™ i3-560 processor. Added Errata AAU98-AAU102 Erratum AAU32 added to include the SKU information for the Intel® Core™ i5-680 processor. Added processor K-0 stepping information...
... update document. -010 -011 -012 Updated Processor Identification table to this specification Update in Component Identification table. AAU108 Updated problem statement for the Intel® Core™ i5-655K and i3-550 processor. Added Errataum AAU92. Added Errata AAU93 - all...008 -009 Updated Processor Identification table to include the SKU information for the Intel® Core™ i3-560 processor. Added Errata AAU98-AAU102 Erratum AAU32 added to include the SKU information for the Intel® Core™ i5-680 processor. Added processor K-0 stepping information...
Specifications
Page 6
... to the specifications contained in other documents. Affected Documents Document Title Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Desktop Processor 6000 Series Datasheet, Volume 1 Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet, Volume 2 Document Number 322909-006 322910-002 Related...
... to the specifications contained in other documents. Affected Documents Document Title Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Desktop Processor 6000 Series Datasheet, Volume 1 Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet, Volume 2 Document Number 322909-006 322910-002 Related...
Specifications
Page 7
... the specification update are made to the appropriate product specification or user documentation (datasheets, manuals, etc.). 7 Specification Update These may cause the processor behavior to the current published specifications. Hardware and software designed to be incorporated in any new release of the specification. Specification Changes are present ...greater detail or further highlight a specification's impact to identify products. Nomenclature Errata are differentiated by their unique characteristics such as described in the processor identification information table.
... the specification update are made to the appropriate product specification or user documentation (datasheets, manuals, etc.). 7 Specification Update These may cause the processor behavior to the current published specifications. Hardware and software designed to be incorporated in any new release of the specification. Specification Changes are present ...greater detail or further highlight a specification's impact to identify products. Nomenclature Errata are differentiated by their unique characteristics such as described in the processor identification information table.
Specifications
Page 8
..., and account for the other outstanding issues through documentation or specification changes as noted. Intel may be implemented. These tables uses the following tables indicate the errata, specification changes, specification clarifications, or documentation changes which apply to the processor. This erratum has been previously fixed. Specification Change or Clarification that applies to...
..., and account for the other outstanding issues through documentation or specification changes as noted. Intel may be implemented. These tables uses the following tables indicate the errata, specification changes, specification clarifications, or documentation changes which apply to the processor. This erratum has been previously fixed. Specification Change or Clarification that applies to...
Specifications
Page 9
... X X No Fix AAU19 X X No Fix AAU20 X X No Fix AAU21 X X No Fix AAU22 X X No Fix AAU23 X X No Fix AAU24 X X No Fix AAU25 X X No Fix ERRATA The Processor May Report a #TS Instead of a #GP Fault REP MOVS/STOS Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types may use...
... X X No Fix AAU19 X X No Fix AAU20 X X No Fix AAU21 X X No Fix AAU22 X X No Fix AAU23 X X No Fix AAU24 X X No Fix AAU25 X X No Fix ERRATA The Processor May Report a #TS Instead of a #GP Fault REP MOVS/STOS Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types may use...
Specifications
Page 10
... Monitor Counter INST_RETIRED.STORES May Count Higher than Expected Sleeping Cores May Not be Woken Up on Overflow Does Not Work Disabling Thermal Monitor While Processor is Hot, Then Re-enabling, May Result in Stuck Core Operating Ratio Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause...
... Monitor Counter INST_RETIRED.STORES May Count Higher than Expected Sleeping Cores May Not be Woken Up on Overflow Does Not Work Disabling Thermal Monitor While Processor is Hot, Then Re-enabling, May Result in Stuck Core Operating Ratio Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause...
Specifications
Page 11
...Event FP_MMX_TRANS_TO_MMX May Not Count Some Transitions INVLPG Following INVEPT or INVVPID May Fail to Flush All Translations for a Large Page Logical Processor May Use Incorrect VPID after VM Entry That Returns From SMM The Memory Controller May Hang Due to Uncorrectable ECC Errors or Parity... Errors Occurring on Both Channels in Mirror Channel Mode MSR_TURBO_RATIO_LIMIT MSR May Return Intel® Turbo Boost Technology Core Ratio Multipliers for Non-Existent Core Configurations Internal Parity Error May Be Incorrectly Signaled during C6 Exit...
...Event FP_MMX_TRANS_TO_MMX May Not Count Some Transitions INVLPG Following INVEPT or INVVPID May Fail to Flush All Translations for a Large Page Logical Processor May Use Incorrect VPID after VM Entry That Returns From SMM The Memory Controller May Hang Due to Uncorrectable ECC Errors or Parity... Errors Occurring on Both Channels in Mirror Channel Mode MSR_TURBO_RATIO_LIMIT MSR May Return Intel® Turbo Boost Technology Core Ratio Multipliers for Non-Existent Core Configurations Internal Parity Error May Be Incorrectly Signaled during C6 Exit...
Specifications
Page 12
...-stated after System Reset The Combination of a Page-Split Lock Access And Data Accesses That Are Split Across Cacheline Boundaries May Lead to Processor Livelock Processor Hangs on Any Logical Processor of a Core PCIe Port's LTSSM May Not Transition Properly in error; all erratum details removed from the specification update document. Performance Monitor...
...-stated after System Reset The Combination of a Page-Split Lock Access And Data Accesses That Are Split Across Cacheline Boundaries May Lead to Processor Livelock Processor Hangs on Any Logical Processor of a Core PCIe Port's LTSSM May Not Transition Properly in error; all erratum details removed from the specification update document. Performance Monitor...
Specifications
Page 14
Identification Information Component Identification using Programming Interface The Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Desktop Processor 6000 Series stepping can be identified by the following register contents: Reserved EFxatm enidlye1d ... register. Cache and TLB descriptor parameters are used in the EAX register. The Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Desktop Processor 6000 Series can be identified by the following register contents: Stepping C-2 Vendor ID1...
Identification Information Component Identification using Programming Interface The Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Desktop Processor 6000 Series stepping can be identified by the following register contents: Reserved EFxatm enidlye1d ... register. Cache and TLB descriptor parameters are used in the EAX register. The Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Desktop Processor 6000 Series can be identified by the following register contents: Stepping C-2 Vendor ID1...
Specifications
Page 15
Component Marking Information Figure 1. Processor Production Top-side Markings (Example) INTEL M ©'08 PROC# BRAND SLxxx [COO] SPEED/CACHE/FMB [FPO] e4 LOT NO S/N Table 1. Processor Identification (Sheet 1 of 2) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) ... 20655h 3.20 / 1333 / 733 SLBLK SLBUD SLBY2 i5-650 i3-550 i3-560 SLBMQ i3-540 C-2 20652h 3.20 / 1333 / 733 K-0 20655h 3.20 / 1333 / 733 K-0 20655h 3.33 / 1333 / 733 C-2 20652h 3.06 / 1333 / 733 Max Intel® Turbo Boost Technology Frequency (GHz)2 2 core: 3.73 1...
Component Marking Information Figure 1. Processor Production Top-side Markings (Example) INTEL M ©'08 PROC# BRAND SLxxx [COO] SPEED/CACHE/FMB [FPO] e4 LOT NO S/N Table 1. Processor Identification (Sheet 1 of 2) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) ... 20655h 3.20 / 1333 / 733 SLBLK SLBUD SLBY2 i5-650 i3-550 i3-560 SLBMQ i3-540 C-2 20652h 3.20 / 1333 / 733 K-0 20655h 3.20 / 1333 / 733 K-0 20655h 3.33 / 1333 / 733 C-2 20652h 3.06 / 1333 / 733 Max Intel® Turbo Boost Technology Frequency (GHz)2 2 core: 3.73 1...
Specifications
Page 16
...; Turbo Boost Technology frequency (GHz) for 2 or 1 cores active respectively. 3. Table 1. Intel® Hyper-Threading Technology enabled. 4. Processor Identification (Sheet 2 of 2) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) / Integrated Graphics Frequency SLBLR i3-530 C-2 20652h 2.93 / 1333 / 733 SLBMS SLBT6 G6950 G6960 C-2 20652h 2.80 / 1066 / 533 C-2 20652h 2.93 / 1066 / 533 Max...
...; Turbo Boost Technology frequency (GHz) for 2 or 1 cores active respectively. 3. Table 1. Intel® Hyper-Threading Technology enabled. 4. Processor Identification (Sheet 2 of 2) S-Spec Number Processor Number Stepping Processor Signature Core Frequency (GHz) / DDR3 (MHz) / Integrated Graphics Frequency SLBLR i3-530 C-2 20652h 2.93 / 1333 / 733 SLBMS SLBT6 G6950 G6960 C-2 20652h 2.80 / 1066 / 533 C-2 20652h 2.93 / 1066 / 533 Max...
Specifications
Page 17
...Under certain conditions as fast strings. Status: For the steppings affected, see the Summary Tables of a #GP fault. Errata AAU1. Intel has not observed this erratum fast string REP MOVS/REP STOS instructions that will now always be a memory ordering violation. Workaround: Software...Changes. Status: For the steppings affected, see the Summary Tables of -Order Stores For String Operations in Pentium 4, Intel Xeon, and P6 Family Processors" the processor performs REP MOVS or REP STOS as described in the Software Developers Manual section "Out- of Changes. 17 Specification ...
...Under certain conditions as fast strings. Status: For the steppings affected, see the Summary Tables of a #GP fault. Errata AAU1. Intel has not observed this erratum fast string REP MOVS/REP STOS instructions that will now always be a memory ordering violation. Workaround: Software...Changes. Status: For the steppings affected, see the Summary Tables of -Order Stores For String Operations in Pentium 4, Intel Xeon, and P6 Family Processors" the processor performs REP MOVS or REP STOS as described in the Software Developers Manual section "Out- of Changes. 17 Specification ...
Specifications
Page 18
Intel has not observed this #GP fault may not match the non-...before Higher Priority Interrupts/Exceptions and May Push the Wrong Address onto the Stack Problem: Normally, when the processor encounters a Segment Limit or Canonical Fault due to code execution, a #GP (General Protection Exception) fault...FP TOS) not equal to Exception Handler Invocation Problem: If any commerciallyavailable software. effect. Due to this erratum, the processor may be serviced before getting the DNA exception. AAU5. Implication: Operating systems may observe a #GP fault being prematurely...
Intel has not observed this #GP fault may not match the non-...before Higher Priority Interrupts/Exceptions and May Push the Wrong Address onto the Stack Problem: Normally, when the processor encounters a Segment Limit or Canonical Fault due to code execution, a #GP (General Protection Exception) fault...FP TOS) not equal to Exception Handler Invocation Problem: If any commerciallyavailable software. effect. Due to this erratum, the processor may be serviced before getting the DNA exception. AAU5. Implication: Operating systems may observe a #GP fault being prematurely...
Specifications
Page 19
... Summary Tables of the FXRSTOR image may occur if a memory address exceeds the 64KB limit while the processor is operating in 16-bit mode or if a memory address exceeds the 4GB limit while the processor is operating in V86 mode. Problem: Note: This issue would only occur when one of the 3 above...
... Summary Tables of the FXRSTOR image may occur if a memory address exceeds the 64KB limit while the processor is operating in 16-bit mode or if a memory address exceeds the 4GB limit while the processor is operating in V86 mode. Problem: Note: This issue would only occur when one of the 3 above...
Specifications
Page 21
Implication: Software may not be Preempted Problem: When the processor encounters an instruction that is indicated by MCA error code (bits [15:0]) appearing as binary value, 000x 0000 0001 0100, in 32-bit mode do ... occur. Subsequent BTS and BTM operations which report the LBR will save a wrong return address with Bits 63 to 48 incorrectly sign extended to normal processor functionality. Implication: LBR, BTS and BTM may be incorrect. Status: For the steppings affected, see the Summary Tables of DTLB errors. AAU12. AAU15. Implication: When...
Implication: Software may not be Preempted Problem: When the processor encounters an instruction that is indicated by MCA error code (bits [15:0]) appearing as binary value, 000x 0000 0001 0100, in 32-bit mode do ... occur. Subsequent BTS and BTM operations which report the LBR will save a wrong return address with Bits 63 to 48 incorrectly sign extended to normal processor functionality. Implication: LBR, BTS and BTM may be incorrect. Status: For the steppings affected, see the Summary Tables of DTLB errors. AAU12. AAU15. Implication: When...
Specifications
Page 22
...frequency of the type write-back. AAU18. The extent to which the value is mapped to the local xAPIC's address space, the processor will have no impact unless software explicitly examines the CS segment register between the MOV to be Incorrect Problem: Whenever an Level 3 ...Incorrect for Read Miss to enable protected mode. Implication: The debug exception DR6.B0-B3 flags may be corrupted. Intel has not observed this erratum occurs, the processor will provide erroneous results. Workaround: Do not execute MONITOR or CLFLUSH instructions on the Local XAPIC's Address Space ...
...frequency of the type write-back. AAU18. The extent to which the value is mapped to the local xAPIC's address space, the processor will have no impact unless software explicitly examines the CS segment register between the MOV to be Incorrect Problem: Whenever an Level 3 ...Incorrect for Read Miss to enable protected mode. Implication: The debug exception DR6.B0-B3 flags may be corrupted. Intel has not observed this erratum occurs, the processor will provide erroneous results. Workaround: Do not execute MONITOR or CLFLUSH instructions on the Local XAPIC's Address Space ...
Specifications
Page 23
... may be incorrectly logged resulting in the IQ Following Reset When a Code Breakpoint is Set on to the exception handler's stack. Intel has not observed this could cause its exit qualification to the MWAIT. AAU23. Improper Parity Error Signaled in an MCE (Machine Check...the MWAIT instruction causes a VM exit, this erratum with any commercially-available software. Workaround: Software should be reported as Armed Problem: A processor write to the address range armed by the MONITOR instruction between the MONITOR and the subsequent MWAIT. The value of events. Consequently, a ...
... may be incorrectly logged resulting in the IQ Following Reset When a Code Breakpoint is Set on to the exception handler's stack. Intel has not observed this could cause its exit qualification to the MWAIT. AAU23. Improper Parity Error Signaled in an MCE (Machine Check...the MWAIT instruction causes a VM exit, this erratum with any commercially-available software. Workaround: Software should be reported as Armed Problem: A processor write to the address range armed by the MONITOR instruction between the MONITOR and the subsequent MWAIT. The value of events. Consequently, a ...
Specifications
Page 24
...May Be Taken after MOV SS/POP SS Instruction if it is not followed by an instruction that the OS will indicate higher processor performance than actual. This is intended to allow the sequential execution of IA32_MPERF (MSR E7H) to this erratum. However, an ...Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, the ratio of MOV SS/POP SS and MOV [r/e]SP, [r/e]BP instructions without having an invalid stack during interrupt handling. Problem: IA32_MPERF Counter Stops Counting During On-Demand TM1 According to observe higher processor...
...May Be Taken after MOV SS/POP SS Instruction if it is not followed by an instruction that the OS will indicate higher processor performance than actual. This is intended to allow the sequential execution of IA32_MPERF (MSR E7H) to this erratum. However, an ...Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, the ratio of MOV SS/POP SS and MOV [r/e]SP, [r/e]BP instructions without having an invalid stack during interrupt handling. Problem: IA32_MPERF Counter Stops Counting During On-Demand TM1 According to observe higher processor...
Specifications
Page 25
... not be shortened by up to clear any unexpected interrupts that Thermal Monitor be left set . Implication: An interrupt may be seen during processor operation. If there is automatically reloaded by counting down to zero in periodic mode, the xAPIC Timer may slip in an artificial ceiling on... EOI to one xAPIC timer tick. The ISR associated with it, even if that vector the system will GP fault. Implication: Since Intel requires that may slip in its TCC activation temperature again. This ISR routine must have an ISR associated with the spurious vector does not...
... not be shortened by up to clear any unexpected interrupts that Thermal Monitor be left set . Implication: An interrupt may be seen during processor operation. If there is automatically reloaded by counting down to zero in periodic mode, the xAPIC Timer may slip in an artificial ceiling on... EOI to one xAPIC timer tick. The ISR associated with it, even if that vector the system will GP fault. Implication: Since Intel requires that may slip in its TCC activation temperature again. This ISR routine must have an ISR associated with the spurious vector does not...