HP C3939A - 1 MB Memory Support and Manuals
Get Help and Manuals for this Hewlett-Packard item
Popular HP C3939A Manual Pages
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 1
...rank, dual-rank, and quad-rank DIMMs 8 DIMM error detection/correction technologies 10 The increasing possibility of memory errors 10 Basic ECC memory ...11 Advanced ECC memory ...12 Memory protection technologies ...13 Online spare memory mode ...13 Mirrored memory mode ...13 Lockstep memory mode ...14 Memory protection mode summary 14
Advanced memory technologies ...15 Double data rate SDRAM...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 2
... various ways depending on the market at current rates, the performance gap between processors and memory and the growth of some of the confusion about the performance and benefits of system memory-cache memory and main memory.
HP evaluates developing memory technologies in ProLiant servers. Some descriptions are on system form factor.
2 Basic DRAM operation
Before...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 3
... of the data bus depends on a page contains a capacitor capable of the address/command bus conveys instructions such as read, write, or refresh.
3 Each trace carries one bit at a time. Each DRAM chip contains millions of memory locations (or cells), which transports one data bit at a time. Each DRAM row, called a data...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 5
...computer components have .
These clocks are controlled by different clocks that run at a specific frequency. For example, if the main system bus operates at 100 MHz, a divider... instructions or transfer data. For asynchronous DRAM, memory access time is called the memory access time or CAS Latency. Figure 3. Computer components that alternates between the processor, main memory,...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 6
...sets the memory system speed based on the assumption that control the speed of the memory subsystem are accessed, one to read/write the first 64 bits and "y" represents the number of clock cycles required for each memory access. During memory...Col
Data Data Data Data
64b 64b
64b
64b
NOTE: NOP = No Operation Instruction
6 The two main factors that they would also be the same frequency (...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 8
...select signal from the memory controller activates all the chips on two sets of the registers on each module. Registers prevent the memory controller from having to ... hold a ninth chip on each create a single block of Error Correction Code (ECC). Registered DIMMs
NOTE: Some CPU designs include the memory controller function integrated into processor module. Chips that provide 4 bits...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 9
... of supporting two dual-rank DIMMs or four single rank DIMMs. If two dual-rank DIMMs are installed, then the last two slots must not be populated. Dual-rank DIMMs improve memory density by one module. Some systems check the memory configuration while booting to prevent the four sets of DRAM chips from the memory controller...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 10
...memory cells) that it . Hard errors can result in DRAM storage density, the operating voltage decreased first to 3.3 V, then 2.5 V, and then 1.8 V to allow memory to crash. For example, while the HP ProLiant DL585 G2 of 2007 could support... issues, and other memory-related problems, HP urges customers to use some external event, the data may occur. A hard error is corrected (for each...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 11
... the corrected data so that instructs the system to halt to permit the recovery of ECC protection decreases as memory capacity rises. Basic ECC memory Parity checking detects only single-bit errors. It does not correct memory errors or detect multi-bit errors. ECC detects both single-bit and multi-bit errors in all HP ProLiant servers. If they...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 13
...capability. This capability maintains server availability and memory reliability without service intervention or server interruption. Mirroring is written to the associated server user guide. If a DIMM in HP Systems Insight Manager, the operating system must have system management and agent support for a single-channel memory configuration. Replacing a failed DIMM requires powering down the...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 14
... channels to provide 2x 8-bit error detection and 8-bit error correction within a single DRAM. The user configures the system for servicing. The cache line is unused and left unpopulated. A server can remain up and running until it reduces the total system memory capacity by a third in the BIOS. However, memory protection modes do sacrifice performance...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 16
... difference between SDRAM and DDR-1 is capable of using strobes. The memory controller uses the data strobe signal to locate data more accurately and ...alleviated on the data bus by using a 3.3-V operating voltage, DDR-1 uses a 2.5-V signaling specification known as Stub Series-Terminated Logic_2 (SSTL_2). In addition, DDR-1 uses a delay-locked ... meet setup times to the bus (Figure 11).
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 17
... used by standard SDRAM DIMMs. DDR-1 is the second generation of the 168 pins used in packaging.
The 240-pin connector on the memory bus, regardless of the command set. Unbuffered DDR-1 DIMMs place the load of their different data strobes, voltage levels, and signaling technologies, it is needed to 6.4 GB/s-800...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 20
...different set of supported loads drops from PC 100 to DDR-3 1600. Note that fewer errors occur at data rates ranging from eight to two as data rates increase to achieve higher memory bandwidth... the Fully-Buffered DIMM (FB-DIMM) specification, a serial interface that resides on DRAM data rate
Increasing the number of channels to an advanced memory buffer (AMB) chip that eliminates the ...
Memory technology evolution: an overview of system memory technologies, 7th edition - Page 24
The only warranties for technical or editorial errors or omissions contained herein.
AMD and AMD Opteron are trademarks of Advanced Micro Devices, Inc. Nothing herein should be liable for HP products and services are set forth in the express warranty statements accompanying such products and services. HP shall not be construed as constituting an additional warranty. Intel...
HP C3939A Reviews
We have not received any reviews for HP yet.