Technical Product Specification
Page 65
... APs 0x46 End CPU SMM Init CPU DXE Phase 0x47 CPU DXE Phase begin 0x48 Refresh memory space attributes according to MTRRs 0x49 Load the microcode if needed 0x4A Initialize strings to HII database 0x4B Initialize MP support 0x4C CPU DXE Phase End 0x4D CPU DXE SMM Phase CPU DXE SMM Phase ...begin 0x4E 0x4F Relocate SM bases for all APs CPU DXE SMM Phase end I/O Buses 0x50 Enumerating PCI buses 0x51 0x52 Allocating ...
... APs 0x46 End CPU SMM Init CPU DXE Phase 0x47 CPU DXE Phase begin 0x48 Refresh memory space attributes according to MTRRs 0x49 Load the microcode if needed 0x4A Initialize strings to HII database 0x4B Initialize MP support 0x4C CPU DXE Phase End 0x4D CPU DXE SMM Phase CPU DXE SMM Phase ...begin 0x4E 0x4F Relocate SM bases for all APs CPU DXE SMM Phase end I/O Buses 0x50 Enumerating PCI buses 0x51 0x52 Allocating ...