Data Sheet
Page 1
Intel® Pentium® Processor on 45-nm Process Datasheet For Platforms Based on Mobile Intel® 4 Series Express Chipset Family October 2009 Document Number: 322875-001EN
Intel® Pentium® Processor on 45-nm Process Datasheet For Platforms Based on Mobile Intel® 4 Series Express Chipset Family October 2009 Document Number: 322875-001EN
Data Sheet
Page 2
...RIGHTS IS GRANTED BY THIS DOCUMENT. Consult with a processor, chipset, BIOS, operating system, device drivers and applications enabled for specified units of any time, without notice. Enhanced Intel SpeedStep® Technology for IntelÆ 64 architecture. Current characterized errata are available...compatible with all operating systems. Please check with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain platform software enabled for more information. Intel reserves these for future definition and shall have no responsibility ...
...RIGHTS IS GRANTED BY THIS DOCUMENT. Consult with a processor, chipset, BIOS, operating system, device drivers and applications enabled for specified units of any time, without notice. Enhanced Intel SpeedStep® Technology for IntelÆ 64 architecture. Current characterized errata are available...compatible with all operating systems. Please check with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain platform software enabled for more information. Intel reserves these for future definition and shall have no responsibility ...
Data Sheet
Page 3
... and Low-Power States 11 2.1.1 Core Low-Power State Descriptions 13 2.1.2 Package Low-power State Descriptions 14 2.2 Enhanced Intel SpeedStep® Technology 17 2.3 Extended Low-Power States 18 2.4 FSB Low Power Enhancements 19 2.5 Processor Power Status Indicator (PSI-2) Signal 19 3 Electrical Specifications 21 3.1 Power and Ground Pins 21 3.2 Decoupling Guidelines 21 3.2.1 VCC...
... and Low-Power States 11 2.1.1 Core Low-Power State Descriptions 13 2.1.2 Package Low-power State Descriptions 14 2.2 Enhanced Intel SpeedStep® Technology 17 2.3 Extended Low-Power States 18 2.4 FSB Low Power Enhancements 19 2.5 Processor Power Status Indicator (PSI-2) Signal 19 3 Electrical Specifications 21 3.1 Power and Ground Pins 21 3.2 Decoupling Guidelines 21 3.2.1 VCC...
Data Sheet
Page 4
...Package Level 13 2 Voltage Identification Definition 22 3 BSEL[2:0] Encoding for BCLK Frequency 25 4 FSB Pin Groups ...26 5 Processor Absolute Maximum Ratings 27 6 Voltage and Current Specifications for the Pentium Processors 29 7 AGTL+ Signal Group DC Specifications 31 8 CMOS Signal Group DC Specifications 32 9 Open Drain Signal Group DC ...Specifications 32 10 Pin Name Listing ...38 11 Pin # Listing ...51 12 Signal Description...59 13 Power Specifications for the Pentium Processors 68 14 Thermal Diode Interface 69 15 Thermal Diode Parameters Using Transistor Model 70 4 Datasheet
...Package Level 13 2 Voltage Identification Definition 22 3 BSEL[2:0] Encoding for BCLK Frequency 25 4 FSB Pin Groups ...26 5 Processor Absolute Maximum Ratings 27 6 Voltage and Current Specifications for the Pentium Processors 29 7 AGTL+ Signal Group DC Specifications 31 8 CMOS Signal Group DC Specifications 32 9 Open Drain Signal Group DC ...Specifications 32 10 Pin Name Listing ...38 11 Pin # Listing ...51 12 Signal Description...59 13 Power Specifications for the Pentium Processors 68 14 Thermal Diode Interface 69 15 Thermal Diode Parameters Using Transistor Model 70 4 Datasheet
Data Sheet
Page 7
... Advanced Transfer Cache architecture • Streaming SIMD extensions 2 (SSE2), streaming SIMD extensions 3 (SSE3), and supplemental streaming SIMD extensions 3 (SSSE3) • Enhanced Intel SpeedStep® Technology • The processors are referred to bus ratio Datasheet 7 Intel Pentium processor are offered at 800-MHz, source-synchronous front side bus (FSB) • Digital thermal sensor (DTS) •...
... Advanced Transfer Cache architecture • Streaming SIMD extensions 2 (SSE2), streaming SIMD extensions 3 (SSE3), and supplemental streaming SIMD extensions 3 (SSSE3) • Enhanced Intel SpeedStep® Technology • The processors are referred to bus ratio Datasheet 7 Intel Pentium processor are offered at 800-MHz, source-synchronous front side bus (FSB) • Digital thermal sensor (DTS) •...
Data Sheet
Page 8
...64 and IA-32 Architectures Software Developer's Manuals for Core to Bus ratio TDP VCC VSS Intel Core 2 Duo processors and Intel Core 2 Extreme processors support the N/2 feature that exploit buffer overrun vulnerabilities and can thus help improve the overall security...to Assisted GTL+ signaling technology on the packaging material. This feature can prevent some Intel processors. 1.1 Introduction Terminology Term # Front Side Bus (FSB) AGTL+ Storage Conditions Processor Core Execute Disable Bit Intel® 64 Technology Definition A "#" symbol after a signal name refers to an active...
...64 and IA-32 Architectures Software Developer's Manuals for Core to Bus ratio TDP VCC VSS Intel Core 2 Duo processors and Intel Core 2 Extreme processors support the N/2 feature that exploit buffer overrun vulnerabilities and can thus help improve the overall security...to Assisted GTL+ signaling technology on the packaging material. This feature can prevent some Intel processors. 1.1 Introduction Terminology Term # Front Side Bus (FSB) AGTL+ Storage Conditions Processor Core Execute Disable Bit Intel® 64 Technology Definition A "#" symbol after a signal name refers to an active...
Data Sheet
Page 9
...Intel® Pentium® Processor on 45-nm Technology Specification Update Mobile Intel® 4 Series Express Chipset Family Datasheet Mobile Intel® 4 Series Express Chipset Family Specification Update Intel® I/O Controller Hub 9 (ICH9)/ I/O Controller Hub 9M (ICH9M) Datasheet Intel® I/O Controller Hub 9 (ICH9)/ I/O Controller Hub 9M (ICH9M) Specification Update Intel... Number 320122 320123 316972 316973 253665 253666 253667 253668 253669 NOTE: Contact your Intel representative for the latest revision of this document. Introduction 1.2 References Material and concepts...
...Intel® Pentium® Processor on 45-nm Technology Specification Update Mobile Intel® 4 Series Express Chipset Family Datasheet Mobile Intel® 4 Series Express Chipset Family Specification Update Intel® I/O Controller Hub 9 (ICH9)/ I/O Controller Hub 9M (ICH9M) Datasheet Intel® I/O Controller Hub 9 (ICH9)/ I/O Controller Hub 9M (ICH9M) Specification Update Intel... Number 320122 320123 316972 316973 253665 253666 253667 253668 253669 NOTE: Contact your Intel representative for the latest revision of this document. Introduction 1.2 References Material and concepts...
Data Sheet
Page 11
...lowpower state by initiating a P_LVLx (P_LVL2, P_LVL3) I /O read to be configured through the IA32_MISC_ENABLES model specific register (MSR). The processor implements two software interfaces for optimal power management. The P_LVLx I/O reads are converted to the ACPI P_BLK register block mapped in I /O...-state hints and P_LVLx reads to equivalent MWAIT C-state requests inside the processor and do not directly result in the processor's I /O reads on the processor FSB. The sub-state hints used for the processor. Datasheet 11 Table 1 maps the core low-power states to the Normal...
...lowpower state by initiating a P_LVLx (P_LVL2, P_LVL3) I /O read to be configured through the IA32_MISC_ENABLES model specific register (MSR). The processor implements two software interfaces for optimal power management. The P_LVLx I/O reads are converted to the ACPI P_BLK register block mapped in I /O...-state hints and P_LVLx reads to equivalent MWAIT C-state requests inside the processor and do not directly result in the processor's I /O reads on the processor FSB. The sub-state hints used for the processor. Datasheet 11 Table 1 maps the core low-power states to the Normal...
Data Sheet
Page 13
...# will transition to immediately initialize itself. See the Intel® 64 and IA-32 Architectures Software Developer's Manuals, Volume 3A/3B: System Programmer's Guide for cores in the AutoHALT Powerdown state. The processor core will cause the processor to the C0 state upon occurrence of Core Low-...Normal Normal Stop-Grant C3 Normal Normal Stop-Grant Deep Sleep NOTE: 1. The system can generate a STPCLK# while the processor is a low-power state entered when a core executes the HALT instruction. Datasheet 13 When the system deasserts the STPCLK# interrupt, the...
...# will transition to immediately initialize itself. See the Intel® 64 and IA-32 Architectures Software Developer's Manuals, Volume 3A/3B: System Programmer's Guide for cores in the AutoHALT Powerdown state. The processor core will cause the processor to the C0 state upon occurrence of Core Low-...Normal Normal Stop-Grant C3 Normal Normal Stop-Grant Deep Sleep NOTE: 1. The system can generate a STPCLK# while the processor is a low-power state entered when a core executes the HALT instruction. Datasheet 13 When the system deasserts the STPCLK# interrupt, the...
Data Sheet
Page 14
...the other core. All of the processor-issued Stop-Grant Acknowledge special bus cycle. Processor cores that Monitor events can enter the C2 state by initiating a P_LVL3 I /O read to the AutoHALT state except that are stopped in the C3 state. See the Intel® 64 and IA-32 ...Architectures Software Developer's Manuals, Volume 2A: Instruction Set Reference, A-M and Volume 2B: Instruction Set Reference, N-Z, for the caches, the processor core maintains all its cores is configured. Core C3 State ...
...the other core. All of the processor-issued Stop-Grant Acknowledge special bus cycle. Processor cores that Monitor events can enter the C2 state by initiating a P_LVL3 I /O read to the AutoHALT state except that are stopped in the C3 state. See the Intel® 64 and IA-32 ...Architectures Software Developer's Manuals, Volume 2A: Instruction Set Reference, A-M and Volume 2B: Instruction Set Reference, N-Z, for the caches, the processor core maintains all its cores is configured. Core C3 State ...
Data Sheet
Page 15
...itself , ignoring the transition through assertion of each upon return to the Sleep state (see Section 2.1.2.3). Snoop events that the entire processor should be deasserted after RESET# is capable of Sleep state will service snoops and latch interrupts delivered on the FSB has been serviced... of SLP#, DPSLP# or RESET#) are blocked by asserting the DPSLP# pin (See Section 2.1.2.5). Datasheet 15 Stop-Grant Snoop State The processor responds to RESET# deassertion as per AC Specification T45. The PBE# signal may result in Sleep state. Assertion of responding to the Normal...
...itself , ignoring the transition through assertion of each upon return to the Sleep state (see Section 2.1.2.3). Snoop events that the entire processor should be deasserted after RESET# is capable of Sleep state will service snoops and latch interrupts delivered on the FSB has been serviced... of SLP#, DPSLP# or RESET#) are blocked by asserting the DPSLP# pin (See Section 2.1.2.5). Datasheet 15 Stop-Grant Snoop State The processor responds to RESET# deassertion as per AC Specification T45. The PBE# signal may result in Sleep state. Assertion of responding to the Normal...
Data Sheet
Page 16
...is in Deep Sleep state, it will result in unpredictable behavior. 16 Datasheet BCLK can be considered to interrupts or snoop transactions. When the processor is entered through assertion of DPSLP# assertion. To re-enter the Sleep state, the DPSLP# pin must be stopped during Deep Sleep. ...restart timings on appropriate GMCH-based platforms with the CK505 clock chip are allowed on an input signal before the processor can be in Deep Sleep state, the processor is permissible to leave BCLK running during the Deep Sleep state for PLL stabilization) must be deasserted to snoop ...
...is in Deep Sleep state, it will result in unpredictable behavior. 16 Datasheet BCLK can be considered to interrupts or snoop transactions. When the processor is entered through assertion of DPSLP# assertion. To re-enter the Sleep state, the DPSLP# pin must be stopped during Deep Sleep. ...restart timings on appropriate GMCH-based platforms with the CK505 clock chip are allowed on an input signal before the processor can be in Deep Sleep state, the processor is permissible to leave BCLK running during the Deep Sleep state for PLL stabilization) must be deasserted to snoop ...
Data Sheet
Page 17
...for the package as the resolved request and transition to that the die temperature is too high the processor can take the highest of Enhanced Intel SpeedStep Technology: • Multiple voltage and frequency operating points provide optimal performance at the lowest power..... • Low transition latency and large number of unsuccessful TM2 transition. - Low Power Features 2.2 Enhanced Intel SpeedStep® Technology The processor features Enhanced Intel SpeedStep Technology. Following are accepted at the same frequency and voltage. An interrupt is ramped up to the new...
...for the package as the resolved request and transition to that the die temperature is too high the processor can take the highest of Enhanced Intel SpeedStep Technology: • Multiple voltage and frequency operating points provide optimal performance at the lowest power..... • Low transition latency and large number of unsuccessful TM2 transition. - Low Power Features 2.2 Enhanced Intel SpeedStep® Technology The processor features Enhanced Intel SpeedStep Technology. Following are accepted at the same frequency and voltage. An interrupt is ramped up to the new...
Data Sheet
Page 18
... automatically promote package lowpower states to remain within specification. Long-term reliability cannot be returned to software while an Enhanced Intel SpeedStep Technology transition up to reliable, long-term system operation. As processor technology changes, enabling the extended low power states becomes increasingly crucial when building computer systems. Maintaining the proper BIOS...
... automatically promote package lowpower states to remain within specification. Long-term reliability cannot be returned to software while an Enhanced Intel SpeedStep Technology transition up to reliable, long-term system operation. As processor technology changes, enabling the extended low power states becomes increasingly crucial when building computer systems. Maintaining the proper BIOS...
Data Sheet
Page 19
... and configured values of the core voltage, enabling low I /O termination voltage) • Dynamic FSB frequency switching The processor incorporates the DPWR# signal that the processor requires lower power. The combined C-state and Pstate of both cores are in idle state • Only one core...determining when to assert PSI# is different from the algorithm used in significant power savings with no performance impact. The algorithm that the processor uses for address and control input buffers • Dynamic Bus Parking • Dynamic On-Die Termination disabling • Low VCCP (I ...
... and configured values of the core voltage, enabling low I /O termination voltage) • Dynamic FSB frequency switching The processor incorporates the DPWR# signal that the processor requires lower power. The combined C-state and Pstate of both cores are in idle state • Only one core...determining when to assert PSI# is different from the algorithm used in significant power savings with no performance impact. The algorithm that the processor uses for address and control input buffers • Dynamic Bus Parking • Dynamic On-Die Termination disabling • Low VCCP (I ...
Data Sheet
Page 21
...entering/exiting low-power states, should be set at its large number of transistors and high internal clock speeds, the processor is capable of the processor. VCC Decoupling VReCCsisretagnuclaeto(Er SsRol)uatinodnskeneepeda to provide bulk capacitance low interconnect resistance with a low Effective Series from a ... such as the core frequency of generating large average current swings between low and full power states. FSB AGTL+ Decoupling The processors integrate signal termination on the die as well as a storage well for the large current swings when the part is a multiple...
...entering/exiting low-power states, should be set at its large number of transistors and high internal clock speeds, the processor is capable of the processor. VCC Decoupling VReCCsisretagnuclaeto(Er SsRol)uatinodnskeneepeda to provide bulk capacitance low interconnect resistance with a low Effective Series from a ... such as the core frequency of generating large average current swings between low and full power states. FSB AGTL+ Decoupling The processors integrate signal termination on the die as well as a storage well for the large current swings when the part is a multiple...
Data Sheet
Page 22
... level corresponding to the state of power supply voltages. Voltage Identification and Power Sequencing The processor uses seven voltage identification pins,VID[6:0], to a low-voltage level. The VID pins for the processor are CMOS outputs driven by the processor VID circuitry. A 1 in the table refers to a high-voltage level and a 0 refers to support...
... level corresponding to the state of power supply voltages. Voltage Identification and Power Sequencing The processor uses seven voltage identification pins,VID[6:0], to a low-voltage level. The VID pins for the processor are CMOS outputs driven by the processor VID circuitry. A 1 in the table refers to a high-voltage level and a 0 refers to support...
Data Sheet
Page 25
...operation, always connect unused inputs or bidirectional signals to select the frequency of the processor. BSEL[2:0] Encoding for catastrophic thermal protection. An external thermal sensor should be ...as no-connects if AGTL+ termination is prevent paessrmeratende,ntthseiliVcoCCn damage due to the clock chip and the appropriate chipset on the processor silicon. Electrical Specifications 3.4 3.5 Catastrophic Thermal Protection The processor supports the THERMTRIP# signal for BCLK Frequency BSEL[2] BSEL[1] BSEL[0] BCLK Frequency L L L RESERVED L L H RESERVED ...
...operation, always connect unused inputs or bidirectional signals to select the frequency of the processor. BSEL[2:0] Encoding for catastrophic thermal protection. An external thermal sensor should be ...as no-connects if AGTL+ termination is prevent paessrmeratende,ntthseiliVcoCCn damage due to the clock chip and the appropriate chipset on the processor silicon. Electrical Specifications 3.4 3.5 Catastrophic Thermal Protection The processor supports the THERMTRIP# signal for BCLK Frequency BSEL[2] BSEL[1] BSEL[0] BCLK Frequency L L L RESERVED L L H RESERVED ...
Data Sheet
Page 27
... and minimum ratings, neither functionality nor long-term reliability can be expected. For functional operation, all of the processor. Only within absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. Datasheet 27 ...electric fields. Legacy output FERR#, IERR# and other AGTL+ signals. Electrical Specifications 3.8 3.9 Caution: Table 5. 1. However, all processor electrical, signal quality, mechanical and thermal specifications must be expected. Refer to resist damage from other nonAGTL+ signals (THERMTRIP# and ...
... and minimum ratings, neither functionality nor long-term reliability can be expected. For functional operation, all of the processor. Only within absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. Datasheet 27 ...electric fields. Legacy output FERR#, IERR# and other AGTL+ signals. Electrical Specifications 3.8 3.9 Caution: Table 5. 1. However, all processor electrical, signal quality, mechanical and thermal specifications must be expected. Refer to resist damage from other nonAGTL+ signals (THERMTRIP# and ...
Data Sheet
Page 28
... does not include any signal will not affect the long-term reliability of the processor. 6. For functional operation, please refer to storage conditions only. For Intel® Pentium® processors in the Deep Sleep and Deeper Sleep states. This rating applies to the highest and lowest core operating frequencies supported on any tray...
... does not include any signal will not affect the long-term reliability of the processor. 6. For functional operation, please refer to storage conditions only. For Intel® Pentium® processors in the Deep Sleep and Deeper Sleep states. This rating applies to the highest and lowest core operating frequencies supported on any tray...