English Product Guide
Page 5
Contents 1 Desktop Board Features Supported Operating Systems 10 Desktop Board Components 11 Processor ...13 Main Memory ...14 Intel® 925X Express Chipset 15 Audio Subsystem ...15 Input/Output (I/O) Controller 16 LAN Subsystem ...16 LAN Subsystem Software 16 RJ-45 LAN Connector LEDs 16 Hi-Speed ... Express Auto Configuration 18 Security Passwords...18 Chassis Intrusion...18 Power Management Features 19 ACPI...19 Fan Connectors...19 Fan Speed Control (Intel® Precision Cooling Technology 19 Suspend to RAM (Instantly Available PC Technology 19 Resume on Ring ...20 Wake from USB...
Contents 1 Desktop Board Features Supported Operating Systems 10 Desktop Board Components 11 Processor ...13 Main Memory ...14 Intel® 925X Express Chipset 15 Audio Subsystem ...15 Input/Output (I/O) Controller 16 LAN Subsystem ...16 LAN Subsystem Software 16 RJ-45 LAN Connector LEDs 16 Hi-Speed ... Express Auto Configuration 18 Security Passwords...18 Chassis Intrusion...18 Power Management Features 19 ACPI...19 Fan Connectors...19 Fan Speed Control (Intel® Precision Cooling Technology 19 Suspend to RAM (Instantly Available PC Technology 19 Resume on Ring ...20 Wake from USB...
English Product Guide
Page 9
... list of tested memory, refer to the Intel World Wide Web site at: http://support.intel.com/support/motherboards/desktop/ Intel® 925X Express Chipset consisting of: • Intel® 82925X Memory Controller Hub (MCH) with Direct Media Interface • Intel® 82801FR I/O Controller Hub (ICH6-R) supporting Intel® Matrix Storage Technology • Intel 925X Express Chipset • Intel® High Definition...
... list of tested memory, refer to the Intel World Wide Web site at: http://support.intel.com/support/motherboards/desktop/ Intel® 925X Express Chipset consisting of: • Intel® 82925X Memory Controller Hub (MCH) with Direct Media Interface • Intel® 82801FR I/O Controller Hub (ICH6-R) supporting Intel® Matrix Storage Technology • Intel 925X Express Chipset • Intel® High Definition...
English Product Guide
Page 14
... Board D925XHY Product Guide Main Memory NOTE To be fully compliant with all applicable Intel® SDRAM memory specifications, the desktop board should be populated with gold-plated contacts. • Support for normal operation. If your memory modules do not support SPD, you will attempt to configure the memory controller for : ⎯ Unbuffered, non-registered single...
... Board D925XHY Product Guide Main Memory NOTE To be fully compliant with all applicable Intel® SDRAM memory specifications, the desktop board should be populated with gold-plated contacts. • Support for normal operation. If your memory modules do not support SPD, you will attempt to configure the memory controller for : ⎯ Unbuffered, non-registered single...
English Product Guide
Page 15
... Express Chipset consists of the following devices: • Intel 82925X Memory Controller Hub (MCH) with Direct Media Interface • Intel 82801FR I/O Controller Hub (ICH6-R) Related Link Go to the following link for more information about the Intel 925X Express Chipset: http://developer.intel.com/design/nav/pcserver.htm Audio Subsystem Desktop Board D925XHY includes a flexible 7.1-channel audio...
... Express Chipset consists of the following devices: • Intel 82925X Memory Controller Hub (MCH) with Direct Media Interface • Intel 82801FR I/O Controller Hub (ICH6-R) Related Link Go to the following link for more information about the Intel 925X Express Chipset: http://developer.intel.com/design/nav/pcserver.htm Audio Subsystem Desktop Board D925XHY includes a flexible 7.1-channel audio...
English Product Guide
Page 40
...there are more information about RAID, go to http://support.intel.com/support/motherboards/desktop/ 40 Loading the Intel® Application Accelerator Drivers 1. Install the Intel® 82801FR SATA RAID Controller driver. 3. This will see the Intel® Application Accelerator RAID Option ROM status message on the .... 2. At the beginning of Windows Setup, press to confirm your motherboard or after the Power-On-Self-Test (POST) memory tests begin. 3. Finally press to install a third-party SCSI or RAID driver. Finish the Windows installation and install all necessary drivers....
...there are more information about RAID, go to http://support.intel.com/support/motherboards/desktop/ 40 Loading the Intel® Application Accelerator Drivers 1. Install the Intel® 82801FR SATA RAID Controller driver. 3. This will see the Intel® Application Accelerator RAID Option ROM status message on the .... 2. At the beginning of Windows Setup, press to confirm your motherboard or after the Power-On-Self-Test (POST) memory tests begin. 3. Finally press to install a third-party SCSI or RAID driver. Finish the Windows installation and install all necessary drivers....
English Product Guide
Page 61
... 3 8 or 16 bits 4 8 or 16 bits 5 16 bits 6 16 bits 7 16 bits System Resource Parallel port Floppy drive Parallel port (for ECP or EPP) DMA controller Open Open Open 61 FFFFFFFF 960 K - 1024 K F0000 - System Memory Map Address Range (decimal) Address Range (hex) 1024 K - 4194304 K 100000 - 4 Desktop Board Resources...
... 3 8 or 16 bits 4 8 or 16 bits 5 16 bits 6 16 bits 7 16 bits System Resource Parallel port Floppy drive Parallel port (for ECP or EPP) DMA controller Open Open Open 61 FFFFFFFF 960 K - 1024 K F0000 - System Memory Map Address Range (decimal) Address Range (hex) 1024 K - 4194304 K 100000 - 4 Desktop Board Resources...
English Product Guide
Page 64
... on an off board card. Error during read/write test of DMA controller. Memory size has increased since the last boot. A parity error occurred in onboard memory at an unknown address. A parity error occurred in onboard memory. User must be a problem with the system. Error occurred trying to...Off Board Parity Error On Board Parity Error Parity Error NVRAM / CMOS / PASSWORD cleared by an address. Intel Desktop Board D925XHY Product Guide Table 14. Memory size has decreased since the last boot. This error is followed by Jumper Pressed Explanation The time and/...
... on an off board card. Error during read/write test of DMA controller. Memory size has increased since the last boot. A parity error occurred in onboard memory at an unknown address. A parity error occurred in onboard memory. User must be a problem with the system. Error occurred trying to...Off Board Parity Error On Board Parity Error Parity Error NVRAM / CMOS / PASSWORD cleared by an address. Intel Desktop Board D925XHY Product Guide Table 14. Memory size has decreased since the last boot. This error is followed by Jumper Pressed Explanation The time and/...
Data Sheet
Page 1
R Intel® 925X/925XE Express Chipset Datasheet For the Intel® 82925X/82925XE Memory Controller Hub (MCH) November 2004 Document Number: 301464-003
R Intel® 925X/925XE Express Chipset Datasheet For the Intel® 82925X/82925XE Memory Controller Hub (MCH) November 2004 Document Number: 301464-003
Data Sheet
Page 7
...173 10.1 Host Interface ...173 10.1.1 FSB GTL+ Termination 173 10.1.2 FSB Dynamic Bus Inversion 173 10.1.3 APIC Cluster Mode Support 174 10.2 System Memory Controller 174 10.2.1 Memory Organization Modes 174 10.3 System Memory Configuration Register Overview 176 10.3.1 DRAM Technologies and Organization 177 10.3.1.1 Rules for Populating DIMM Slots 177 10.3.1.2 System... Characteristics 186 11.3 Signal Groups...187 11.4 General DC Characteristics 189 12 Ballout and Package Information 193 12.1 Ballout...193 12.2 Package Information 219 Intel® 82925X/82925XE MCH Datasheet 7
...173 10.1 Host Interface ...173 10.1.1 FSB GTL+ Termination 173 10.1.2 FSB Dynamic Bus Inversion 173 10.1.3 APIC Cluster Mode Support 174 10.2 System Memory Controller 174 10.2.1 Memory Organization Modes 174 10.3 System Memory Configuration Register Overview 176 10.3.1 DRAM Technologies and Organization 177 10.3.1.1 Rules for Populating DIMM Slots 177 10.3.1.2 System... Characteristics 186 11.3 Signal Groups...187 11.4 General DC Characteristics 189 12 Ballout and Package Information 193 12.1 Ballout...193 12.2 Package Information 219 Intel® 82925X/82925XE MCH Datasheet 7
Data Sheet
Page 10
... Internal MCH Devices 38 Table 4-1. SMM Space Table 168 Table 9-6. Absolute Maximum Ratings 185 Table 11-2. XOR Pad Exclusion List 242 10 Intel® 82925X/82925XE MCH Datasheet XOR Chain Outputs 222 Table 13-3. XOR Chain #1 225 Table 13-5. XOR Chain #4 231 Table 13-8....11-3. XOR Chain #0 223 Table 13-4. Device 0 Function 0 Register Address Map Summary 45 Table 6-1. Extended System BIOS Area Memory Segments 161 Table 9-3. SMM Control Table 169 Table 10-1. MCH Ballout Sorted By Signal Name 196 Table 12-2. DC Characteristics 189 Table 12-1. Host Interface Reset and...
... Internal MCH Devices 38 Table 4-1. SMM Space Table 168 Table 9-6. Absolute Maximum Ratings 185 Table 11-2. XOR Pad Exclusion List 242 10 Intel® 82925X/82925XE MCH Datasheet XOR Chain Outputs 222 Table 13-3. XOR Chain #1 225 Table 13-5. XOR Chain #4 231 Table 13-8....11-3. XOR Chain #0 223 Table 13-4. Device 0 Function 0 Register Address Map Summary 45 Table 6-1. Extended System BIOS Area Memory Segments 161 Table 9-3. SMM Control Table 169 Table 10-1. MCH Ballout Sorted By Signal Name 196 Table 12-2. DC Characteristics 189 Table 12-1. Host Interface Reset and...
Data Sheet
Page 13
... a multitude of the Pentium 4 processor support Intel EM64T) as an enhancement to Intel's IA-32 architecture on your system vendor for more information including details on the 64-bit extension architecture and programming model can be found in entry-level, uniprocessor, workstation platforms. The chipsets contain two components: 82925X or 82925XE Memory Controller Hub (MCH...
... a multitude of the Pentium 4 processor support Intel EM64T) as an enhancement to Intel's IA-32 architecture on your system vendor for more information including details on the 64-bit extension architecture and programming model can be found in entry-level, uniprocessor, workstation platforms. The chipsets contain two components: 82925X or 82925XE Memory Controller Hub (MCH...
Data Sheet
Page 15
... to indicate any of a DIMM. This term is de-asserted. It communicates with the I/O controller hub (ICH6*) and other I /O bus. The highest address below 4 GB for interrupts A,B,C and D. The Memory Controller Hub (MCH) component contains the processor interface and DRAM controller. Intel® 82925X/82925XE MCH Datasheet 15 Sixth generation I /O functions. Third Generation Input Output...
... to indicate any of a DIMM. This term is de-asserted. It communicates with the I/O controller hub (ICH6*) and other I /O bus. The highest address below 4 GB for interrupts A,B,C and D. The Memory Controller Hub (MCH) component contains the processor interface and DRAM controller. Intel® 82925X/82925XE MCH Datasheet 15 Sixth generation I /O functions. Third Generation Input Output...
Data Sheet
Page 16
...chipset is optimized for the Pentium 4 processors in the LGA775 socket. PCI Express device accesses to non-cacheable system memory are decoded to PCI Express, DMI, or system memory. To increase system performance, the MCH incorporates several queues and a write cache. The 82925XE MCH supports... R 1.2 1.3 1.3.1 16 Reference Documents Document Title Intel® 925X/925XE Express Chipset Thermal Design Guide Intel® I /O Controller Hub through the DMI interface. The MCH supports one or two channels of the processor's memory address space. The MCH supports 32-bit host addressing...
...chipset is optimized for the Pentium 4 processors in the LGA775 socket. PCI Express device accesses to non-cacheable system memory are decoded to PCI Express, DMI, or system memory. To increase system performance, the MCH incorporates several queues and a write cache. The 82925XE MCH supports... R 1.2 1.3 1.3.1 16 Reference Documents Document Title Intel® 925X/925XE Express Chipset Thermal Design Guide Intel® I /O Controller Hub through the DMI interface. The MCH supports one or two channels of the processor's memory address space. The MCH supports 32-bit host addressing...
Data Sheet
Page 17
... channels of memory (each cache line (64-B boundary). • Available bandwidth up to selectively manage reads and/or writes. Memory thermal management can be triggered either by on-die thermal sensor, or by weighted sum of various commands that are scheduled on the memory interface. Intel® 82925X/82925XE MCH Datasheet 17 The memory controller interface is...
... channels of memory (each cache line (64-B boundary). • Available bandwidth up to selectively manage reads and/or writes. Memory thermal management can be triggered either by on-die thermal sensor, or by weighted sum of various commands that are scheduled on the memory interface. Intel® 82925X/82925XE MCH Datasheet 17 The memory controller interface is...
Data Sheet
Page 19
... remaining portion of the fixed 4-KB block of memory-mapped space above that (starting at 100h) is different than lane reversal as upstream Memory Writes from PCI Express and DMI ⎯ MSIs...9135; From I/OxAPICs Intel® 82925X/82925XE MCH Datasheet 19 This method of lane reversal is not affected by a Hardware Reset strap, and reverses both 8259 and Pentium 4 processor FSB interrupt...10b encoding used to the PCI Compatibility configuration space. In particular, link initialization is controlled by static lane reversal. The first 256 bytes of configuration space alias directly to ...
... remaining portion of the fixed 4-KB block of memory-mapped space above that (starting at 100h) is different than lane reversal as upstream Memory Writes from PCI Express and DMI ⎯ MSIs...9135; From I/OxAPICs Intel® 82925X/82925XE MCH Datasheet 19 This method of lane reversal is not affected by a Hardware Reset strap, and reverses both 8259 and Pentium 4 processor FSB interrupt...10b encoding used to the PCI Compatibility configuration space. In particular, link initialization is controlled by static lane reversal. The first 256 bytes of configuration space alias directly to ...
Data Sheet
Page 20
... one of 250 MHz is asserted. The Host PLL generates 2X, 4X, and 8X versions of graphics stolen memory (BSM) when enabled, and cacheable (cacheability controlled by processor) • ACPI Rev 1.0 compatible power management • Supports processor states: C0, C1, C2..., C3, and C4 • Supports System states: S0, S1, S3, S4, and S5 • Supports processor Thermal Management 2 (TM2) • Microsoft Windows NT* Hardware Design Guide v1.0 compliant § 20 Intel...
... one of 250 MHz is asserted. The Host PLL generates 2X, 4X, and 8X versions of graphics stolen memory (BSM) when enabled, and cacheable (cacheability controlled by processor) • ACPI Rev 1.0 compatible power management • Supports processor states: C0, C1, C2..., C3, and C4 • Supports System states: S0, S1, S3, S4, and S5 • Supports processor Thermal Management 2 (TM2) • Microsoft Windows NT* Hardware Design Guide v1.0 compliant § 20 Intel...
Data Sheet
Page 88
... of the DRAM memory array is complete. Refresh interval 1.95 µsec 111 = Refresh enabled. Refresh interval 64 clocks (fast refresh mode) Other = Reserved Reserved 88 Intel® 82925X/82925XE MCH Datasheet MCHBAR Registers R 5.1.10 C0DRC0-Channel A DRAM Controller Mode 0 MMIO Range... will be executed. 000 = Refresh disabled 001 = Refresh enabled. BIOS sets this bit to 1 after initialization of software state between the memory controller and the BIOS. Refresh interval 3.9 µsec 100 = Refresh enabled. Refresh interval 15.6 µsec 010 = Refresh enabled. Refresh ...
... of the DRAM memory array is complete. Refresh interval 1.95 µsec 111 = Refresh enabled. Refresh interval 64 clocks (fast refresh mode) Other = Reserved Reserved 88 Intel® 82925X/82925XE MCH Datasheet MCHBAR Registers R 5.1.10 C0DRC0-Channel A DRAM Controller Mode 0 MMIO Range... will be executed. 000 = Refresh disabled 001 = Refresh enabled. BIOS sets this bit to 1 after initialization of software state between the memory controller and the BIOS. Refresh interval 3.9 µsec 100 = Refresh enabled. Refresh interval 15.6 µsec 010 = Refresh enabled. Refresh ...
Data Sheet
Page 159
... positively decodes internally mapped devices, namely the PCI Express. Intel® 82925X/82925XE MCH Datasheet 159 Legacy Video Area (A_0000h-B_FFFFh) The legacy 128-KB VGA memory range, frame buffer, (000A_0000h - 000B_FFFFh) can be mapped to PCI Express and/or to the main memory controlled by the MCH. Microsoft MS-DOS* Legacy Address Range...
... positively decodes internally mapped devices, namely the PCI Express. Intel® 82925X/82925XE MCH Datasheet 159 Legacy Video Area (A_0000h-B_FFFFh) The legacy 128-KB VGA memory range, frame buffer, (000A_0000h - 000B_FFFFh) can be mapped to PCI Express and/or to the main memory controlled by the MCH. Microsoft MS-DOS* Legacy Address Range...
Data Sheet
Page 174
...8226; Physical • Flat-Logical • Clustered-Logical System Memory Controller This section describes the MCH system memory interface for system design flexibility. If two consecutive cache lines are requested, both channels of memory such that they have equal capacity, but the technology and device...make requests that alternate between the channels, and the switch happens after each cache line (64 byte boundary). Addresses are guaranteed to Figure 10-1 for further clarification. 174 Intel® 82925X/82925XE MCH Datasheet Refer to be inverted. Rules for backwards...
...8226; Physical • Flat-Logical • Clustered-Logical System Memory Controller This section describes the MCH system memory interface for system design flexibility. If two consecutive cache lines are requested, both channels of memory such that they have equal capacity, but the technology and device...make requests that alternate between the channels, and the switch happens after each cache line (64 byte boundary). Addresses are guaranteed to Figure 10-1 for further clarification. 174 Intel® 82925X/82925XE MCH Datasheet Refer to be inverted. Rules for backwards...
Specification Update
Page 31
...time of Changes. If this erratum, FSB marginality is observed during processor core to core transactions as well as during read transactions driven by the Memory Controller Hub (MCH) leading to unpredictable system behavior. Errata Implication: Due to this guideline is followed, that value will be the value that was... expected. Due to be 1 only if the "host address-space size" VM-exit control is 1 in the executive VMCS. Status: For the steppings affected, see the Summary Tables of the last SMM VM exit. A VM Exit Occuring...
...time of Changes. If this erratum, FSB marginality is observed during processor core to core transactions as well as during read transactions driven by the Memory Controller Hub (MCH) leading to unpredictable system behavior. Errata Implication: Due to this guideline is followed, that value will be the value that was... expected. Due to be 1 only if the "host address-space size" VM-exit control is 1 in the executive VMCS. Status: For the steppings affected, see the Summary Tables of the last SMM VM exit. A VM Exit Occuring...